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Editorial
These proceedings contain research papers presented at the 18th Annual Microelectronic
Engineering Conference held at the Rochester Institute of Technology (RIT) on May 8 through
10, 2000 by senior undergraduate students of Microelectronic Engineering of JUT. The students
graduating with BS degree in Microelectronic Engineering are required to take a four credit hour
course, EMCR 660 entitled Seminar/Research in their fifth year. The course consists of
submission of a research proposal, related to the field of semiconductor devices and processing,
by each student and carrying out the project through the ten-week spring quarter. The students
are required to present their work at the Microelectronic Engineering Conference held at PiT
annually in the month of May and publish in the proceedings.
The class of 2000 presented impressive and technically challenging research projects on
various topics ranging from advanced microithography, gate dielectric engineering, novel device
structures and processes, back-end processes, and MEM devices.
I congratulate the students for their valuable contributions to the conference and towards
the Microelectronic Engineering at JUT. On behalf of the faculty and staff of the Department of
Microelectronic Engineering, I wish the students successes in their career ahead.
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A Chrome AR Film for Binary Photomasks
Matthew Lassiter
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623
Abstract- A photomask typically consists of a bulk
transparent substrate and a thin metallic film with
etched pattern on the surface for light absorption.
Stray light reflecting off of the top surface of the
photomask is especially problematic because it is
focused onto the wafer surface, causing unwanted
exposure of the photoresist.
Lithographic
performance can be significantly improved if this
reflection is reduced with an antireflective layer on
the top surface of the photomask. There are
commercially developed antireflective films for
chrom based photomasks.
These films were
designed to meet certain specifications for optical
density and reflectivity. The goal of this project was
to develop a process to replicate these commercial
films at RIT. X-ray Photoelectron Spectroscopy
~XPS) was performed on the commercial samples to
obtain depth profiles of the atomic constituents of
the chrome-based films. Absolute reflectivity and
transmission data were obtained on these films
using
a Perkin-Elmer
Lamba-li
IJV/VIS
Spectrophotometer. Finally, a sputter deposition
process was developed to deposit a chrome film with
bulk l)roPC1~tiCs similar to those of the commercial
films. The process was tuned so that the reflectivity
of the RIT film closely matched the reflectivity of
the commercial films.
The result was an
antireflective optically dense film appropriate for
photomasks for optical lithography.
.

1. INTRODUCTION
The field of microlithography has an important impact on
the performance of microelectronic circuits. In general, a
semiconductor device will perform increasingly faster with
decreasing size. There is significant work being done to
improve lithographic performance and print increasingly
smaller features. One of the stumbling blocks to printing
diffraction-limited images is flare. Flare consists of stray
light in the imaging system. Reflections off of the optical
elements and the mask and wafer contribute to general
intensity across the exposure field. Metals are highly
reflective, therefore any light that reflects off of the optical
elements will reflect off of the mask surface and cause
unwanted exposure on the wafer. The reflections from

the top surface of the photomask can be minimized by
coating with suitable antirefiection layers.
2.

THEORY AND DESIGN

In order for a masking film to meet the
specifications required for optical microlithography, it
must be optically dense at the exposure wavelength and
the reflectivity must meet certain specifications. Every
material has a complex index of refraction (n + ik) that
defines the speed of light through the material and the
rate at which light is absorbed as it passes through the
film. The index of refraction is frequency dependent,
that is, it changes with changing wavelength. For
metallic chrome, the imaginary part of the index of
refraction is relatively high, ranging between 1.66 and
3.71 for optical lithography wavelengths. The amount
of light transmitted through a material is governed by
the equation,

T = exp (-4itkt/~)

(1)

where k is the complex part of the index of refraction, t is
the thickness of the film, and ~ is the wavelength of light.
In order to build an optically dense film, a high k value is
desirable as well as a thicker film. Because there are
restrictions on the maximum thickness of the film, it is
desirable to have as large a k value as possible. Because
dielectric films have a much lower k value than metals, it
makes sense that the bulk of the film should be mostly
metallic. This was confirmed by the XPS data obtained on
the commercial films shown in Figure 1 and 2. The bulk
of the films on both Sample A and Sample B contained
approximately 70-80% Chrome and 10-20% Nitrogen with
trace amounts of Oxygen. The film is mostly metallic with
a small portion of Chrome Nitride. It is assumed the
nitride is present to assist in performing a more uniform
etch rate through the film. The top surface of the
commercial films contains a much higher concentration of
Oxygen and a slightly higher concentration of Nitrogen.
The presence of Oxygen makes the top surface of the film
almost entirely dielectric. Dielectrics typically have a
much lower k value and are therefore absorb less light than
a metal.
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The equation for Reflectance at a material interface at
or near normal incidence is as follows, for an air-dielectric
interface.

F*
7.)

*i2
—

.11—I

_______
*
*

L~

+fl 2

(n—i)2 +k2
(n+1)+k2

(2)

__________
—

Lowering the effective k value of the material can
significantly reduce the reflectance. This means going to a
less metallic surface, as the XPS data on the samples
indicates. The reflectance of the top surface is a sensitive
function of the complex index of refraction of the material,
which in turn is a function of the atomic composition of
the material and the wavelength of light.
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4. CONCLUSIONS
The world of microlithography is full of many
challenges. The reduction of flare in the optical system is
one of the many steps taken to progress toward finer and
finer resolution features.
The development of
antireflective absorber films for photomasks has
contributed toward that end. The Chrome based AR film
developed at RIT meets the performance specifications for
a binary photomask film.

S.toçtl. A
00

to

3. PROCEDURES AND RESULTS
The XPS depth profiles of two commercial
samples (Figures 1 and 2) were obtained by Evans East
Company. These profiles were used to determine the bulk
atomic concentrations of Chrome, Nitrogen, and Oxygen
needed to provide a similar film. It was determined that
the bulk of the film should be mostly Chrome with
approximately 10-20% Nitrogen content. An iterative
approach was taken to adjust the RF Power and Nitrogen
partial pressure during the sputtering to develop a
deposition process that hit the Nitrogen content target.
The optimal conditions were determined to be 1200W
forward RF power, 5rnTorr pressure in the chamber at
20% N2 and 80% Ar. The deposition rate was found to be
approximately 36AJmin.
The oxygen content of the top surface was
adjusted according to the reflectance spectra of the film.
The higher the oxygen content, the lower the reflectance,
because of the reduced effective k value of the material.
After several iterative approaches, the oxygen flow rate
was determined to be 6sccm. This gave the reflectance
spectra of the film that most closely matched the
corresponding reflectance spectra of the commercial
samples.
The following pages show examples of the
reflection spectra of the RIT Cr AR Film compared to the
reflection spectra of the commercial films (Figure 3).
Also, the transmission spectra are plotted for the three
films (Figure 4). The PIT film meets the requirements of
an optical density of 3 (T < 0.001) for the desired exposure
wavelengths less than 300nm.
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Figure 1. XPS Depth Profiles of Sample A
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Figure 2. XPS Depth Profiles of Sample B
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Reflectivity versus Wavelength
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Figure 3: Comparison of Reflectance Spectra
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Figure 4: Comparison of Transmission Spectra
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Lithographic Process Evaluation by CD-SEM
Jason L. Burkholder
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623

Abstract-- In lithography employed in IC fabrication,
focus and exposure directly determine the printed
resist image. Focus and exposure settings may be
optimized with a focus exposure matrix (FEM) in
which one parameter is varied by column and the other
parameter is varied by row. A focus exposure matrix
should be measured on a highly accurate and precise
metrology tool, such as a CD-SEM. This experiment
was performed using a Canon FPA 2000-il stepper, an
SSI 150 coat/develop track, and a Hitachi S-6780 CD
SEM. ProData was used to graphically analyze the
numerical data collected on the CD-SEM.
Data
collected in this experiment shows that, for the given
equipment, varying exposure from 120 to 200 mJ/cm2
in 10 mJ/cm2 increments and focus from —0.5 to +1.5
microns in 0.25 micron increments gives a CD range
beyond the +/-l0% needed.

1. BACKGROUND
In the most basic sense, lithography is simply the
transfer of a mask image into photoresist, a light-sensitive
material. In practice, lithography is much more complex
than that statement suggests. Success in Lithography, as in
any other area of microelectronics, depends on
successfully manipulating an extensive array of checks and
balances. Broadening the tolerance on one parameter
inversely tightens the tolerance on another. In a simplified
view of day to day stepper operation, proper linewidth
printing depends on focus and exposure dose. Critical
dimensions may be plotted against focus and dose to
represent the latitude for the given process. Most
processes require a CD specification of less than +1- 10%.
Ignoring focus variation yields the exposure latitude of the
given process for the given CD specification. Exposure
latitude simply represents the maximum exposure dose
variation possible to meet the given CD specification.
Ignoring exposure variation gives the depth of focus
(DOF) for the given process and CD specification. DOF
shows the most focus variation possible to print the CD
within desired specifications. The depth of focus must
accouffi for variation in stepper focus and the wafer
topography created by processing prior to the current level.

As mentioned above, considering exposure variation, focus
variation, and allowable CD variation yields the process

latitude or process window. The depth of focus available
for a given process window is the usable depth of focus
(UDOF).

Even in a simplified view such as the one above, it is
vital to realize that dense features and isolated features will
print optimally at different focus and exposure settings.
This is largely accounted for by mask level corrections.
Features may be given a mask bias based on how an
unbiased feature prints. In some cases an isolated feature
may be surrounded by “dummy features” to closely
simulate dense features. The exposure process may then
be optimized for dense features. The “dummy features”
are likely printed on the mask small enough that they are
below the resolution capability of the exposure tool;
therefore, these “dummy features” are not transferred into
a resist image. Even though these features are below the
resolution capability of the exposure tool, they do modify
the aerial image of the isolated feature which is actually
transferred to resist.
Assuming no mask biases or corrections are present,
isolated and dense features will print differently. To print
these different features as designed (and without a mask
bias), different process settings are necessary. Since
isolated and dense features often co-exist on the same
level, process settings must be chosen to adequately print
both feature types making process latitude more important.
The portion of the process window in which both dense
and isolated features print adequately is often referred to as
the process window overlay.
A dose to clear, or E0, wafer is useful as a daily or bi
daily test to baseline the lamp performance of each
exposure tool used. A clear reticle may be used to expose
the E0 wafer. Exposure is altered by a user specified
amount at each die in the step pattern. The dose to clear
can be determined by visually examining the wafer or
measuring resist thickness remaining in die that appear
nearly cleared. An EO check must be performed separately
for each exposure tool used.
An E0 wafer is actually a focus exposure matrix
(FEM) with the focus change set to zero. The FEM, often
called a FOCEX or FOCEXPO, varies one parameter by
column and the other parameter by row. CD measurement
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of CDs in the matrix reveal the process latitude available.
Each die on a FOCEX wafer is essentially one “run” of a
designed experiment. Multiple “runs” can be performed
by processing multiple FOCEX wafers together.
l)epending on exposure tool software, it may be possible
to hold focus constant on multiple columns (or exposure
constant on multiple rows) to perform multiple “runs” on a
single wafer. It is important to note that a focus exposure
matrix must be performed separately for each level and
probably for each leveL/exposure tool combination.
Sub-micron features are difficult to measure precisely
and accurately with optical metrology tools. At some
small CD, any specific optical metrology tool becomes
completely inaccurate. Sub-micron CDs are best measured
with scanning electron microscopes (SEMs) to guarantee
precise, accurate CD measurement. Many CD-SEMs are
designed to automatically drive from die to die and acquire
a pre-selected CD. The CD-SEM acquires the CD by
comparing what it sees to an image previously chosen and
saved by a human user. CD-SEMs can measure the top
and bottom of a CD and approximate the sidewall angle
and a horizontal dimension part-way up the vertical axis.
Since modem CD-SEMs are automated, they allow
relatively quick measurement of a high number of CDs per
wafer. This is necessary to reduce negative impact on
wafer cycle time.

2. EXPERIMENTAL.
This experiment was performed using a Canon FPA
2000-il stepper, an SSI 150 coatldevelop track, a manual
spin coater, a Nanospec Film Thickness Measurement
scope, and a Hitachi S-6780 CD-SEM.
OiR 620
photoresist and CD-26 developer were used. Wafers were
patterned with the Canon test reticle which contains
clusters of measurement CD’s at 0.05 micron increments.
Each cluster consists of five adjacent features. The center
and outside 0.5 micron vertical lines were measured to
simulate dense and isolated lines, respectively. ProData®
was used to analyze the numerical data collected on the
CD-SEM.
A preliminary wafer was run with focus and exposure
settings determined theoretically in ProLith®, a
lithography modeling software package from Finle
Technologies. A final wafer was run with FE settings
determined from CD measurements taken from the
preliminary wafer. Besides FE settings, processing was
the same for both wafers except for the coat step (and
related bakes in the coat program). The preliminary wafer
was coated on the SSI track. The final wafer was coated
on a manual spin coater and baked on a hot plate for the
dehydration and soft bakes.
This discrepancy was
necessary since the spin module in the coat track was
under repair. The develop track was functional for
processing of both the preliminary and final wafers.

A.

General Process

Dehydration Bake (200° C, 45 seconds)
HMDS Prime
OiR 620 positive resist coat
Soft Bake (90° C, 60 seconds)
Canon Exposure
Post Exposure Bake (PEB) (105° C, 60 seconds)
CD-26 Development (70 seconds)
Hard Bake (120° C, 45 seconds)
Nanospec resist thickness measurement
Hitachi CD-SEM CD Measurement
B.

Preliminaty Wafer

The preliminary wafer was coated on the SSI track at
a spin speed of 4500 RPM for 60 seconds. This wafer was
exposed with focus varied by column from —2 to +2
microns in 0.5 micron increments and with exposure
varied by row from 60 to 300 mJ/cm2 in 30 mJ/cm2
increments.
C.

Final Wafer

The final wafer was coated on a manual spin coater at
a spin speed of 3000 RPM for 25 seconds. This wafer was
exposed with focus varied by column from —0.5 to +1.5
microns in 0.25 micron increments and with exposure
varied by row from 120 to 200 mJ/cm2 in 10 mJ/cm2
increments.
Oiticai Dimension vs. FocuslEsposure

CD
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Figure 1: Inside Feature CD versus FE ProData plot

3. RESULTS
The preliminary wafer which was coated on the SSI
track had an average resist thickness of 9812 A and a range
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Table 1: Site-by-Site CD Data for Inside 0.5 Micron Vertical Line (Exposure across top row, Focus down left column)
120

130

140

150

160

170

180

190

1.50
1.25

0.568

0.548

0.491
0.526

0.429
0.478

0.416
0.436

0.346
0.408

0.388

0.346

1.00
0.75
0.50

0.574
0.561
0.533

0.554
0.526
0.512

0.526
0.498
0.491

0.471
0.429
0.401

0.443
0.395
0.387

0.429
0.408
0.388

0.401
0.443
0.464

0.387
0.422
0.429

0.346
0.415
0.415

0.25
0.00
-0.25
-0.50

0.547
0.547
0.581

0.533
0.533
0.568

0.505
0.491
0.547
0.547

0.429
0.471
0.505
0.526

0.436
0.409
0.491
0.491

0.436
0.450
0.464
0.443

0.443
0.456
0.422
0.415

0.436
0.436
0.422
0.367

0.422
0.429
0.429
0.360

of 32 A for the five sites measured on the Nanospec film
thickness measurement tool. The final wafer which was
coated on the manual spin coater had an average resist
thickness of 7744 A and a range of 477 A for five sites.
This range was due to an area of thicker resist in the center
of the wafer. Ignoring the center site (8101 A), the four
outer sites had an average thickness of 7655 A and a range
of82A.
Site-by-site data for inside 0.5 micron vertical lines is
given in Table 1.
Figure 1 shows a CD versus
focus/exposure plot for the inside feature as plotted by
ProData. Numerical and graphical results for the outside
0.5 micron line are omitted since they matched those of the
inside feature almost exactly. The average inside-tooutside difference was 0.00926 microns and the largest
discrepancy was 0.041 microns.
SEM and operator measurement repeatability were
tested by measuring a CD, leaving the site, and returning
to measure the same CD. Six such measurements showed
the SEM repeatability to be 0.043 microns or +1- 0.0215
microns. This number could have increased if more
measurements had been taken.

4. ANALYSIS
The final wafer showed incorrect results at several
center die due to poor across-wafer resist uniformity from
manual spin coating. ProData rejected six data points (all
center die locations) since they were statistically incorrect.
These data points are plotted in Figure 1 but are not
connected to they’re respective exposure trend. The final
wafer had a thicker resist coating in the wafer center
generally meaning more exposure energy would be
necessary. This effectively makes the exposure energy
delivered look smaller, a case of underexposure.
Underexposed lines in positive resist should print larger
than desired. However, the center die features printed
smaller than expected. There is likely a more complicated
swing curve interaction here. (Swing curves are caused by
reflection of exposing light off the substrate back into the
resist.) The swing curve for 0.5 micron lines has never

200

been investigated since, until now, an adequate linewidth
measurement tool such as the Hitachi CD-SEM has not
been available.
The linewidth difference between the inside and
outside 0.5 micron vertical line is within the noise level of
the Hitachi S-6780’s measurement capability.
SEM
repeatability tests show a range in CD measurement of
0.043 microns or greater and the average and maximum
inside to outside linewidth difference was 0.009 and 0.041
microns, respectively. The outside feature may actually
print slightly differently than the inside feature, but the
difference is negligible. Also, the outside feature does not
adequately simulate an isolated feature.

-

:~

4

Figure 2: EL versus DOF for Inside and Outside Feature
The ProData plot given in Figure 2 plots exposure
latitude against DOF with separate trends for the inside
and outside 0.5 micron vertical lines. Since the difference
between these data sets is within the noise level of the CD
SEM, Figure 2 shows process latitude variation based on
SEM measurement variation.

6

1 8th Annual Microelectronic Engineering Conference, May 2000

Burkholder, J.

Table 2: Representative Data Sets from ProData

Best Focus
(urn)
-0.07
-0.07
0.57
0.45
0.48
0.50

—

:1

Best Exp
(mJIcm2)
149.94
149.94
142.50
146.22
145.60
144.36

DOF
(urn)
0.00
0.05
1.70
1.75
1.80
2.00

Exposure
(mJIcm2)
42.53
41.26
16.47
15.02
13.53
7.21

Latitude

(%)
28.37
27.52
11.56
10.27
9.29
5.00

5. CONCLUSIONS
Figure 3: Process Window Overlay
The ProData plot in Figure 3 the process window for
each feature measured and the process window overlay.
Computer calculated DOF and EL combinations may be
selected in ProData from the drop down list (top left corner
of Figure 3). Figure 3 shows the process window plot for
1.75 micron DOF and 10.27% EL. Figure 4 shows EL
versus DOF with a line drawn to the DOF I EL
combination selected in the drop list. The trend in Figure
4 combines the two trends in Figure 2 by taking the worst
case (lowest EL) at each DOF value.

Eoposure atfuhevo DOF

__________________
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Focus and exposure settings directly determine the
linewidth of the resist feature printed. A focus exposure
matrix (FEM) may be used to optimize focus and exposure
and to investigate depth of focus (DOF) and exposure
latitude (EL). DOF and EL change inversely, so high DOF
is bought at the cost of reduced EL and vice versa. The
outside feature in a five feature set does not adequately
simulate an isolated feature. The difference between the
inside and outside 0.5 micron vertical lines was within the
noise level of the Hitachi S-6780 CD-SEM. The data
measured in this experiment was negatively impacted by
poor resist uniformity due to a manual spin coater. Despite
this, the FE settings used showed more than +1-10% CD
variation and allows for adequately small changes in FE.
The exposure was varied from 120 to 200 mI/cm2 in 10
mI/cm2 increments. Focus was varied from —0.5 to +1.5
microns in 0.25 micron increments. Since this experiment
was performed on bare Silicon wafers (no devices or other
processing), it is not useful to determine a “best process.”

0,2
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0.6

08

1.0

1.2
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1.8

2.0

Depth of Focus (urn)

Figure 4: EL versus DOF for Feature Overlay
Table 2 gives representative sets of best focus, best
exposure, DOF, and EL. All numbers were attained
through ProData analysis. As DOF increases EL decreases
and vice versa.
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Investigation of Tantalum Silicon Oxide as an Attenuated Phase Shift
Masking Material for 157nm Lithography
Matthew Malley
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623

Abstract- As the microelectronics industry trends
toward 157nm lithography and device geometries
shrink below O.1~m, it seems more than likely that
phase shift masking will be necessary as a means of
optical enhancement. The attenuated phase shift mask
is an attractive tool by which lithographers hope to
push their art to its limits. However, potential
niaterials for use as the attenuating film at wavelengths
as low as 157nm have yet to be determined. There are
several requirements that must be met by a material
before it will be considered seriously for use on
attenuating phase shift masks. One material that
shows promise as a possible attenuating film is a
compound film of tantalum silicon oxide, Ta~Si~O~.
The rationale behind the selection of Ta~Si~O~ as a
material worthy for use on the technology in question
will be presented, as will a preliminary overview of the
characterization of the film’s constituents, Si02 and
Ta205. The process by which a composite film with
varying levels of Ta205 incorporation can be sputter
deposited will be shown. Work that will have to be
performed before the adoption or rejection of TaSiO as
an APSM film will be discussed.
1. INTRODUCTION
The desire to push the limits of optical lithography
has become more prevalent with the advent of 248 and
193nm systems. With the impending inception of 157nm
lithography, the need to produce the dimensions necessary
for advanced semiconductor technologies has facilitated
the use of resolution enhancement techniques. One such
technique is the phase shift mask, a subset of which is the
attenuated phase shift mask (APSM). The latter has
gained more attention in recent years because of the added
ease of manufacturing over standard, alternating phase
shift masks. The idea behind attenuated phase shift
masking is a simple one, and yet the technique is very
effective. This film is etched using a reactive ion etching

process, creating a pattern analogous to that of a binary
mask. However, the region shadowed by the attenuating
film allows some amount of radiation to leak through, with
transmission in the range of around 5-15%. This film also
serves the purpose of the phase shifter by being engineered
to a thickness that will create a Sn-phase shift between
unobstructed and attenuated radiation from the source. It
is this phase shift that produces very sharp, dark edges to
features, allowing for increased resolution capabilities by
taking the guesswork out of line/space differentiation by
the resist. A graphical representation of what occurs as
exposing radiation passes through the mask, is collected by
the lens, and is sensed by the resist is shown in Figure 1.
The APSM has also been shown to provide a significant
increase in the useful depth of focus, which is a distinct
benefit due to the trend toward shorter wavelengths and
higher numerical aperture steppers.

A. Requirements ofan APSM Film
The first and most elementary requirement for a
phase shift masking film is that it deliver the desired 1800
phase shift. The current tolerances on this requirement
may be less than 10. Assuming that the film is exactly the
right thickness and understanding that the phase shift is
therefore controlled by the refractive index of the phase
shifting material, the requirement on refractive index
control must be better than 0.6%[3]. This requires tight
deposition condition restraints and etch rate/selectivity
requirements. The attenuating film must also deliver the
appropriate transmission characteristics. Again, this is an
issue with producing a film that has the desired
composition, since absorption, and therefore transmission,
relies on the extinction coefficient of the composite film at
a given wavelength. Both the phase shifting capabilities
and the transmission properties of the APSM film must be
controlled in order to deliver an aerial image to the resist
that displays the characteristics of a maximizing image log
slope while at the same time minimizing the printability of
residual “lobes” in the areas shadowed by the attenuating

9

Malley, M.

film. It is also desirable that the film reflectivity be kept
below 15%. This reflectivity can be minimized by
ensuring that the material in the composite film with the
lower of the two refractive indices be the last to be
deposited [4].
The ability of an APSM film to be patterned using
reactive ion etch (RIB) techniques is another requirement.
As device geometries are steadily being scaled down, the
mask geometries must keep in step, requiring CD and
uniformity control across the mask that is becoming more
and more stringent. This points to plasma processing
rather than wet etch techniques. The elimination of
chrome from the mask, which is a distinct benefit of
APSM over binary and alternating phase shift masks,
makes this possible. The attenuating material must exhibit
high etch selectivity between the film itself and the
underlying substrate so that phase shifting requirements
can be maintained, preserving the functionality of the
system. Work that has been done previously on the etch
characteristics of various APSM films will be presented in
the section covering the feasibility of using TaSiO as an
APSM material.
The chemical and radiation stability of the film to
excimer laser exposure is a requirement that must be met
by an aspiring APSM film. Any chemical or physical
alteration that results from extended exposure to excimer
laser radiation can eliminate a material for consideration in
attenuating phase shift masking schemes.
These
alterations will most likely lead to changes in the optical
properties of the film, an unacceptable situation for a mask
with such tight restrictions set on its performance. When
testing the radiation stability of the masking material, the
attenuating film is subjected to pulsed radiation from an
excimer laser (Ar ion laser in the case of 157nm). This is
done for a long enough period of time that the test can
effectively approximate the amount of radiation that the
mask would see in a lifetime of heavy use. In order to
isolate the effects of radiation damage, the transmittance
and reflectance of the film is measured using ellipsometric
techniques before and after the exposure. Tolerable
exposure-induced transmission modification is near 0.5%
[3], allowing veiy little room for chemical or physical
change within the film to effect its optical properties.

B. The Selection of Ta~Si~O~ as an APSM Film
Previous experiments have been performed at 248
and 193nm wavelengths on films that were chosen as
potential candidates for APSM films. Among them were
metal-rich metal nitrides (Zr/ZrN and AIJA1N), silicon-rich
nitrides (Si~N~), nitride composites (TaN/Si3N4), and
molybdenum silicon oxides (MoSiO). Tests were done on
each of these to determine how suitable they would be for
use as deep UV attenuating films. Reactive ion etch
conditions were developed and analyzed for each. The
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radiation stability of these films in relation to the
preservation of their optical properties was also explored.
Plasma RIB processes were previously explored for a
number of materials for use at 193mn, among which were
MoSiO and TaSiO, which etch in nearly the same way due
to their similar compositions. Etch conditions were
investigated using SF6 and/or CF4 with oxygen [2]. In the
case of MoSiO etching, the chemical reaction that takes
place involves the generation of volatile MoOF4 and
SiOF6. Similar conditions could be used to etch TaSiO
with the etch by-products being TaF8 and SiOF6, both of
which are volatile at standard etch pressures and
temperatures.
The tantalum film exhibited higher
selectivity to fused silica than the molybdenum film due to
the greater transparency of Ta205 and the resulting lower
Si02 content within the film. This ease of etching and
relatively high etch selectivity of the TaSiO film makes it
an attractive option for APSM applications from the RIB
perspective.
The radiation stability of many of the films
mentioned before have been previously investigated for
applications at 248 and 193nm. It can be claimed that if a
film does not meet stability standards set at these
wavelengths, that they can provisionally be rejected from
use at shorter wavelengths, since more damage is likely as
wavelength decreases. The most common causes of
radiation-related breakdown are cumulative damage
mechanisms and oxidation effects within the film. It has
been shown that metal-rich metal mtrides have a tendency
to oxidize quite easily, greatly altering the optical
properties of the material. In fact, after the pulsed laser
test, the Zr/ZrN film was closer related to ZrO than ZrN
when analyzing reflectance spectra. Past radiation damage
experiments on a number of materials have led to one very
important conclusion; understoichiometric metal nitrides,
oxides, or oxynitrides are inherently unstable and prone to
excessive oxidation [3]. The resulting transmission
properties of the film are altered and this is intolerable. A
material that proved to hold up to the pulsed laser
experiment was the composite TaN! Si3N4 film. No
significant modification to the film’s optical properties was
observed. This film is deposited as a multilayer stack of
stoichiometric TaN and Si3N4, which is the cause of its
relative stability. Films that are stoichiometric in nature,
such as the multilayer stack of tantalum and silicon nitride,
are inherently less prone to damage, which can be
predicted from analysis of the film’s individual
constituents [3]. Another benefit of the multilayer stack is
the use of individual layer thicknesses that are significantly
below the wavelength of exposing radiation.
The
components that make up the multilayer stack are
deposited in thin (bA or less) layers as the wafers pass
under the target in the sputtering system. There is also
some amount of interdiffusion that takes place on the
wafer after layers are deposited on top of one another. The
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result is a film that exhibits homogeneous optical behavior,
which is often not the case with understoichiometric
compounds. Extolling the benefits of multilayer stacks has
a purpose, in that TaSiO is deposited in this manner.
Something on the order of a single atomic layer of Si02 is
deposited on each layer of Ta205, resulting in a
homogeneous film. It would be expected that a film of
TaSiO would exhibit high stability to laser radiation
because of the nature of the materials that compose it.
This presents another benefit of using TaSiO as the
attenuating film for phase shift masking applications; it
can (more than likely) hold up against the day to day rigors
of being subjected to excimer laser radiation.
Further benefits of selecting TaSiO as an APSM
material involve its control of transmission properties. The
transmission of the resulting composite film is manipulated
by simply adjusting the sputter deposition conditions to
tailor the amount of Ta205 incorporated in the film [1]. As
more Ta205 is added to the film, the transmission
decreases as a result of increased absorption from the
higher extinction coefficient of the composite. If the
sputter deposition used for putting down TaSiO is well
controlled, the percent incorporation of Ta205 can be
changed by simply calculating the power distribution
needed at each of the targets. This also adds flexibility to
the mask design, if it is discovered for instance that
different transmission characteristics are desirable for
specific structures.

2. EXPERIMENT AND RESULTS
Prior to an attempt to deposit a composite film, it was
necessary to characterize the deposition process and
optical properties of the constituent films. Blanket films of
Si02 and Ta205 were deposited on bare silicon wafers for
this purpose. A Perkin Elmer rf magnetron sputter system,
PE 2400 was used at a power of 500W. The deposition
was carried out in an oxidizing ambient of 30sccm Ar with
l0sccm 02. Pure targets of silicon and tantalum were
used. In both cases, a base pressure of 1E-6Torr was
achieved before flowing gas and performing the
deposition. A fifteen minute pre-sputter was done to clean
the targets prior to deposition as well. The deposition
pressure was 4-5mTorr The films were deposited for 30
minutes. The film samples were then analyzed for optical
properties using VUV spectroscopic ellipsometer. The
data collected was then analyzed using WVASE software,
with which the resulting film thicknesses, refractive
indices, and extinction coefficients were determined. The
Si02 thickness was found to be 241A and the Ta205
thickness was found to be 192A, corresponding to
deposition rates of 8.7AImin and 6.4AJmin, respectively.
The refractive index of Si02 was determined to be 1.690,
with an extinction coefficient of 0.005 at a wavelength of
157mm. The refractive index and extinction coefficient of
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Ta205 at 157nm were found to be 1.921 and 0.574. Plots
that show the refractive indices and extinction coefficients
of these two films as a function of wavelength can be
found in Figures 2 and 3. These films were then combined
within WVASE using an effective media approximation
(EMA). A simulation of the film characteristics of an
arbitrary combination of these two materials could be
generated with this technique.
Percent Ta205
incorporation in the sputtered 5i02 film was varied from 0100%. The response of interest here was the resulting
transmission of the composite film.
The theoretical refractive index (n) and extinction
coefficient (k) of each composite film was extracted from
the simulation. These values were then used to determine
the theoretical thickness (t) at which the film would cause
a it-phase shift, the absorption of the film (cx), and the
resulting transmission (T) [1]. This was done using the
following equations:
t~/2(n-1)
cx. 4itk / ?~
T = e~t
Table 1 contains selected theoretical Ta~Si~0~ film
compositions that would result in transmission values
between 1% and 41%, more than encompassing any films
that would be considered for attenuated phase shift
masking applications.
Theoretical deposition conditions for a range of
attenuating films were determined. These can be found in
Table 2

3. CONCLUSIONS
An investigation was performed to determine the
feasibility of using a tantalum silicon oxide film as an
attenuating film for phase shift masking applications.
The constituent films, Si02 and Ta205, were deposited by
sputtering metal targets in an oxidizing ambient and these
films were analyzed using VUV ellipsometry. Theoretical
composite films were simulated and their resulting optical
properties were extracted.
Theoretical deposition
conditions were also determined
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Figure 1. The three plots above demonstrate the
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%Si02

%Ta205

n

k

88
87
86
85
84
83
82
81
79
78
77
75
73
71
68
66
65
61
55
46
27

12
13
14
15
16
17
18
19
21
22
23
25
27
29
32
34
35
39
45
54
73

1.719
1.721
1.725
1.727
1.731
1.734
1.736
1.738
1.741
1.744
1.747
1.753
1.755
1.762
1.767
1.773
1.775
1.785
1.797
1.818
1.86

0.068
0.072
0.078
0.084
0.089
0.096
0.101
0.107
0.117
0.123
0.13
0.141
0.152
0.163
0.18
0.192
0.197
0.219
0.251
0.306
0.419

Table 1.
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Thickness for 180’ Phase Shift
3275.4
3266.3
3248.3
3239.3
3221.6
3208.4
3199.7
3191.1
3178.1
3165.3
3152.6
3127.5
3119,2
3090.6
3070.4
3046.6
3038.7
3000.0
2954.8
2879.0
2738.4

(A)

Transmission
41.01%
39.02%
36.28%
33.66%
31.74%
29.15%
27.44%
25.50%
22.58%
21 .05%
19.39%
17.12%
15.00%
13.32%
10.95%
9.62%
9.11%
7.21%
5.14%
2.94%
1.01%

TaSiO composite film composition for selected transmission values between 1 and 41%.
the thicknesses shown are for the second 7t-phase shift thickness (total phase shift of 5400)

%Transmission

Target Thickness

Si02 fraction

Ta205 fraction

25.50%
19.39%
15.00%
9.62%
5.14%

3191.1
3152.6
3119.0
3047.0
2955.0

0.81
0.77
0.73
0.66
0.55

0.19
0.23
0.27
0.34
0.45

Si02 thickness

Ta205 thickness

Si02 time (at 500W)

Ta205 time (at 500W)

2584.8
2427.5
2276.9
2011.0
1625.3

606.3
725.1
842.1
1036.0
1329.8

297.1
279.0
261.7
231.2
186.8

94.7
113.3
131.6
161.9
207.8

Power Ratio (Si02:Ta205)

Si Target Power

Ta Target Power

New Si02 Dep Rate (Nmin)

3.14
2.46
1.99
1.43
0.90

1568
1231
994
714
899

500
500
500
500
1000

27.3
21.4
17.3
12.4
15.6

New Ta Dep Rate (Almin)

Combined Dep Rate (Almin)

Dep Time (mm)

6.4
6.4
6.4
6.4
12.8

33.7
27.8
23.7
18.8
28.4

94.7
113.3
131.6
161.9
103.9

Table 2. Deposition conditions that would produce films with transmission values of 5, 10, 15, 20,
and 25% at thicknesses that would exhibit the desired phase shifting characteristics.
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Effects of Nitrogen Implantation on Oxide Growth and Quality
Jason E. Meiring
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623

Abstract—The effects of implanting nitrogen prior to
gate oxidation are presented. Three different doses of
N4, N24, and Si~ were implanted, followed by a 20minute 950°C dry oxide growth. Growth rate, interface
quality and breakdown strength were measured.
Results show up to a 70% reduction in growth rate for
high dose nitrogen implants, but no change for silicon
implants. The interface trap density decreased with
increasing dose for all three species. Oxides grown over
N2~ implanted silicon showed field strengths
cOmparable to standard oxides.

1. INTRODUCTION
The gate oxide is critical to MOSFET performance.
Modem devices demand an ultrathin (<3nm) oxide with
low fixed charge and interface trap densities, hot carrier
and boron diffusion resistance, and high breakdown
strength. As device dimensions and the gate oxide
thickness are scaled down, it becomes increasingly
difficult to grow high quality oxides that meet these
performance criteria.
For several years, it has been known that incorporating
nitrogen into the gate oxide can produce beneficial effects,
namely improved resistance to boron diffusion and hot
electrons [1]. Traditionally, nitridation has been done using
N20, NO, or NH3 ambients during or after oxide growth
[2]. However, these methods suffer several shortfalls.
With NH3, the excess hydrogen can create trap sites [3].
For this reason, N2O and NO are usually used. But the
incorporation rate for these two gases depends highly on
the temperature and the flow rate [4], leading to process
variation. Furthermore, the amount of nitrogen that can be
incorporated with N2O and NO is relatively low [2].
Nitrogen implantation prior to oxidation has been
suggested as an alternative method of nitridation [5].
Because the nitrogen is implanted, the dose can be
precisely controlled, and much higher doses can be
achieved. In addition, oxides grown over nitrogen
implanted silicon exhibit much lower growth rates [5-10].
The decreased rate is beneficial because it allows for
longer oxidation times, improving process control, and
higher temperatures, increasing quality. One study of
oxides grown after nitrogen implantation shows an

improvement in breakdown strength for medium nitrogen
doses [9]. In addition, nitrogen can be selectively
implanted into devices to enable a multiple gate CMOS
process [10]. Areas implanted with nitrogen will have
thinner oxides than those that don’t, giving rise to different
threshold voltages. Novel designs that could not be made
previously can be fabricated using this approach.
The intent of this experiment was to explore the effects
of implanted nitrogen on the oxide growth rate and quality.
Three implanted species were examined: N4 (amu 14), N24
(amu 28), and Sf (amu 28). The silicon implant was done
to determine if implant damage causes the reduced
oxidation rate. Since it has a similar atomic mass to N2, it
should produce a similar damage profile. A SemiTest
SCA-2500 was used extensively to study the interface
quality. It has the ability to measure interface trap density,
surface substrate doping, minority carrier lifetime, fixed
oxide charge and flatband charge through the use of what
is essentially an electro-optical C-V measurement.
2. EXPERIMENTAL
Nine p-type <100> 10 ohm-cm wafers were used. An
85nm screening oxide was grown prior to implant. Surface
charge analysis was done using a SemiTest SCA-2500 to
obtain a baseline. Photoresist was coated on the wafers and
then the resist on half of each wafer was exposed and
developed away. This protected one side of the wafer from
implant. By implanting only one half of the wafer, direct
correlations could be made between the implanted and
non-implanted sides.
SRIM simulation software was used to determine
appropriate ion energies for each species. The implant was
targeted so that the peak would occur at the oxide
interface, for a maximal effect. It was assumed that N2~
behaves similarly to Si~, since SRIM can only simulate
monatomic species. Table 1 lists the doses and energies
used. Note that the N4 dose was twice that of the N24 so
that the same amount of nitrogen was incorporated.
After implantation, the resist was stripped with hot
Nanostrip and an RCA clean was done. The highest dose
Si+ wafer was accidentally broken in this step, which left it
unsuitable for measurement with the SCA. The screening
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oxide was stripped with buffered HF, followed by an RCA
clean.
To ensure a good interface, special care was taken
during the cleans. The clean tanks were rinsed thoroughly
with DI water, then a diluted HCL mixture was poured into
the tanks to remove metallic contaminants. The HCI
mixture was allowed to sit in the tanks for about 20
minutes then the tanks were rinsed again. Fresh P-Lo
chemicals from Ashland Chemical were mixed for the
APM and HPM baths. The ratio for the APM bath was
16:3:1 H2O:H2O2:NH~OH. The HPM bath was mixed
16:3:1 H20:H202:HCI. The temperature for both baths was
kept at a fairly low 65-70°C to minimize surface
roughening. Particle counts were taken with a Tencor
Surfscan before and after cleans to monitor their
effectiveness.
Immediately prior to oxidation, a TCA clean was done
on the furnace tube and quartz wafer boat at 1050°C for 15
minutes. This helped remove any possible metallic
contaminants. A 20-minute nitrogen purge was done after
the clean to flush the chlorine from the system.
A 20-minute, 950°C dry oxidation followed by a 20minute argon anneal at 950°C was performed on the nine
half-implanted wafers. The wafers were pushed and pulled
at 700°C to limit atmospheric oxide growth. The oxide
thickness was measured using an ellipsometer, and the
SCA was used to make 37-point maps of the wafers. Maps
for the doping concentration, defect density, flat band
charge, and carrier lifetimes were obtained.
Aluminum was evaporated onto the medium and high
dose nitrogen implanted wafers to make capacitors for
breakdown strength characterization. However, aluminum
adhesion problems were encountered, so the aluminum
was stripped and the wafers were recleaned. The HF dip
step in the RCA clean was eliminated to preserve the oxide
thickness. To drive the water from the oxide, the wafers
were annealed in argon for 1 hour at 900°C. The oxide
thickness was remeasured and new SCA maps were made.
It was found that the wafers lost approximately 10-15A of
oxide after this processing. This left the wafer with the
highest dose of N4 with an oxide deemed too thin
(<3.Snm) to perform breakdown tests on.
To make the capacitors, aluminum was sputtered on the
highest dose N2~ wafers and medium dose N4 wafer using
the CVC-601 sputterer. Shadow masks with 37, 35mm
holes were used to pattern the aluminum. To help prevent
plasma damage to the oxide, a low power 500W sputter
was done for 5 minutes, followed by a 40 minute sputter at
1000W. After sputtering it was observed that the shadow
masks had shifted during the run, producing small streaks
of aluminum instead of perfect circles. This effect was
especially bad on the medium dose N~ wafer, so it was
removed from breakdown strength testing.
The sputtered capacitors were covered with resist so
the backside oxide could be etched. Buffered oxide etch
was used. To ensure a good backside contact, aluminum
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was sputtered on the backs of the wafers at 2000W for 20
minutes. The wafers were then sintered at 410°C for 20
minutes in forming gas (H21N2).
Dielectric breakdown strength was measured on the
medium and high dose N24 wafers using a Hewlett Packard
4145B Semiconductor Parameter Analyzer. This test was
performed by sweeping a voltage across the oxide and
measuring the current; a vertical jump in the current
indicated a breakdown. A current limiting resistor was
placed in series with the MOS capacitor. This resistor,
along with the other resistances in the circuit, created an JR
curve that could be superimposed over the breakdown
curve. The breakdown voltage was measured by measuring
the voltage difference between the JR curve and the point
of breakdown.
Table 1: Doses and energies used for each ion species
Species
N4
N24
Si4

Doses (ions/cm2)
2E14, 8E14, 2E15
1E14, 4E14, 1E15
1E14, 4E14, 1E15

Energy (~keV~
32
58
58

2. RESULTS AND DISCUSSION
A. Oxidation
Figure 1 shows the oxide thickness plotted versus dose
for each species. Note that the nitrogen dose is plotted as
the actual number of atoms incorporated, rather than
implant dose. This graph shows that the oxidation rate
decreased substantially with the higher doses of nitrogen.
The N4 implant caused the largest effect, resulting in a
70% decrease in growth rate. The silicon implant had
virtually no effect, which means that the decrease in
growth rate is not due to implant damage. It is not known
why there are differences between the N4 and N24
implants. It is possible that the implant peaks were shifted
away from the oxide interface. Additional studies, such as
SIMS analysis, need to be conducted to determine the
implant profiles.
These results compare favorably to previously
published reports [5-10], however, oxide growth rates vary
widely. Liu et al. [6], Lopez [7] and Wescott [8] observed
larger reductions in growth rate with smaller doses. The
results obtained in this experiment most closely match
those of Kurinec et al. [9] and Soleimani et al. [5]. The
Soleimani group did a deep N24 implant (0. 1~im) followed
by an anneal to pile-up the nitrogen at the screening oxide
interface. The screening oxide was then stripped and the
gate oxide was grown. The reported growth rates appear to
be related to the initial implant profile. Again, more
analysis needs to be conducted to determine how the
profile affects growth rate.
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doses above 1E15 ions/cm2. Dielectric strength is at a
minimum consistent with standard oxides.
B. Interface Quality
4.
The 37-point SCA wafer maps were used to analyze
the changes in interface quality. Because the wafers were
only half implanted, direct differences could be observed
on some of the wafers. Figure 2 shows the change in
interface trap densities (D1~) versus dose. As shown, all
three species produced a change, with D1~ generally
trending downward with increasing dose. Surprisingly, the
silicon implant had the largest effect, followed by the N2~.
The effect of the N~ was relatively small. The implants
appear to be passivating the surface states. The passivating
effects of nitrogen have been observed in N20 growth
[11]; however, it is unknown why the silicon appears to be
doing the same. It is possible that implant damage is a
factor.
Figure 3 shows the change in surface substrate doping
(Nw) versus dose. The initial substrate doping for all
wafers was approximately 4E14 cm3. All three species
caused a decrease substrate doping with increased dose.
Again, the silicon showed the strongest effect followed by
the N2~ and the N~. It is likely that the substrate doping is
not changing this substantially, but some other effect is
causing the SCA to report it as such.
C. Dielectric Strength
Figures 4 and 5 show cumulative percentage plots of
the breakdown strength of oxides grown over the medium
and high dose N2~ implants versus oxides grown over the
non-implanted silicon. The nitrided oxides showed
breakdown strengths similar to the standard oxides.
However, the nitrided oxides were thinner. It is speculated
that if similar thicknesses were compared, the nitrided
oxides would show higher breakdown strength. Kurinec et
al. [12] found significant improvements in dielectric
strength in l2mri oxides for medium doses (5E14 ions/cm2)
of N~. Doses at and above 1E15 ions/cm2 showed poor
dielectric strength, possibly due to heavy implant damage.
A large percentage of the tested capacitors were shorts.
This is probably due to the large area of the aluminum
streaks used for capacitors. Thus, there was a high
probability of a defect being present in the oxide. Further
studies need to be done with smaller capacitor areas.
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3. CONCLUSIONS
Nitrogen implantation can be beneficial when growing
thin oxides. N~ or N2~ doses in the range of 4E14 to 2E15
have been shown to significantly reduce the oxidation rate,
which can improve process control. Furthermore, results
indicate some improvements to oxide quality as well, with
reductions in interface trap density observed in implant
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Figure 4: Dielectric breakdown strength of medium dose

Figure 1: Oxide thickness vs. Dose*

nitrided oxide vs. non-implanted oxide

Tox vs Dose*

Dielectric

140

Breakdown Strength

~+D~_8Ej4ions’cm2

120
~8O%

-~

x80

_________________________

—+—N+

_________________

-~—~

~60%
C.

~-

A

___________________________

4

~

• Nbn-~rç~nted (140A)

40%

20

DN2+frip~nted(111A)

0

0

~20%

1.0E4-14

6.OE÷14

1.1E+15 1.6E+15
~ (atoms/cm2)

2.IE*15
0%
0.0

2.0
Dielectric

4.0

Field

6.0
Strength

8.0

10.0

(MVIcm)

Figure 2: Interface trap density vs. Dose*

Dit vs. Dose*: Change Due to Implant
Figure 5: Dielectric breakdown strength of high dose
nitrided oxide vs. non-implanted oxide

2.Et-10

1.E÷10
~ 0.E+~
-1 ~ 0
4-.

-2E÷10

\

—a— ~2

________________________

~-3.E~-10

Dielectric
Breakdown Strength
~
= 2E15 •ions’ Ccm2

I CXJ%

___

—A— Si+

‘~

a

~°‘~

60%
•

N

-4.E+10

40%

1.0E~-14

6.OE+14

1.lEi-15

1.6E+15

2.lEfl5

0~4

• N~n-itrp~nted (140A)
o F’.Q+ krplanted (55A)

-~

Do~* (atoms/cm2)

20%
0%

Figure 3: Surface substrate doping vs. Dose*

Nsc vs Do~*:

%Charige

Due

0.0

to Implant

2.0

4.0

Dielectric

6.0

8.0

10.0

Strength (MV/cm)

0

•
_________________

N+

-a-- t~2

ii:

Cu

&25

_______________

-30
1.OE÷14

6.OE+14

1.IE+15

1.6E+15

2.IE+15

I)~* (atoms/cm2)

*

Dose is reported as a function of the actual number of

atoms incorporated, instead of the implant dose.

18

Tantalum Pentoxide Deposition and Applications
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Abstract—A Tantalum Pentoxide deposition by
reactive sputtering was optimized on a CVC-601
sputterer and working MOS transistors were made
using Tantalum Pentoxide. The target was an 8” pure
Tantalum target. The optimization was done over a
power range of 700 to 1700W DC and over an Oxygen
flow of 15 to 35%. The optimal process from this study
was at 1200W and an Oxygen flow of 15% or less. A
standard PMOS process was modified to use Tantalum
Pentoxide using the gate dielectric. The resulting
transistors worked well.

1. INTRODUCTION
Tantalum pentoxide is a material that has received
much attention from microelectronics researchers over the
past few decades. The regions of interest have been its
dielectric properties, its optical properties, and its chemical
properties. [1] The high dielectric constant (typically in the
range of 20 to 25) makes it desirable for capacitor and gate
dielectrics as devices are scaled down to smaller and
smaller dimensions. The high refractive index (greater
than 2.0) have made it of interest for mirrors, waveguides,
and other optical devices and structures. The chemical
resistance it displays has seen it being used as etch barriers
in various studies.
Many different methods and
combinations of methods, including thermal oxidization,
anodization. chemical vapor deposition, and sputtering,
have been used to deposit tantalum pentoxide. [2] The low
temperature deposition and the ease of implementation of
sputtering have made it the focus of this experiment. More
specifically, the DC reactive sputtering of a tantalum target
in a partial ambient of oxygen was explored and optimized
for dielectric properties.
The optimization was performed on a CVC-601
operating in DC mode with an 8” tantalum target. Initial
runs were made to establish a good design space before
establishing the design. The design that was chosen was a
central composite design (CCD) because it can detect
quadratic effects and it has the spreads the design to five
levels while maintaining a reasonable amount of runs. The
parameters that were varied as factors in the CCD were
power and percentage of oxygen flow (as compared to the
total flow of argon and oxygen). The responses that were

observed were breakdown voltage, leakage current, and
dielectric constant.
These were tested by making
capacitors with the heavily doped p-type silicon substrate,
the film, and aluminum. Other responses that were
observed were film thickness and refractive index.
In addition to the design of experiments, MOS devices
and capacitors for gallium arsenide were planned to be
made and tested with the optimized film. For MOS
devices, the higher dielectric constant of tantalum
pentoxide could allow for smaller effective gate dielectric
thicknesses than currently possible with silicon dioxide.
An established MOS device process was used up to the
gate oxidization. The tantalum pentoxide film was then
deposited in place of the gate oxide. The processing
continued with the addition of a CHF3 PIE etch to pattern
the contact cuts through the tantalum pentoxide film. The
MOS devices were made in conjunction with Dave Pines’
senior project. The resulting devices were made on wafers
that had received a nitrogen implant on half of the wafer.
This could potentially help reduce silicon dioxide
formation at the interface between tantalum pentoxide and
silicon. Capacitors are used on gallium arsenide substrates
to supplement an control optoelectronic devices. For
gallium arsenide, the processing temperature is limited
because of the outgassing of arsenic. The sputtering of
tantalum pentoxide has a low enough temperature to be
compatible with gallium arsenide processing. [3] Tantalum
pentoxide could reduce the area of the capacitors on these
substrates.
2. DEPOSITION OPTIMIZATION

PROCESS
The process that was to be used for the deposition was
established before any of the DOE runs were done. The
process started with 4” heavily doped p-type Silicon
substrates. These substrates acted as the bottom electrode
for the test capacitors. The Si substrates were dipped in
buffered oxide etch (BOE) for 30s, DI rinsed and spin
rinse dried (SRD) just before being put into the sputtering
chamber. This was done to get rid of any native oxide.
The sputterer was pumped down to the low i0~ to high 10
6 Torr range. The CVC-601 was operated with a pulsed
DC power supply set at the desired power. The heater was
19

Power (W)
846
1554
846
1554
700
1700
1200
1200
1200
1200

Oxygen flow
17.9
17.9
32.1
32.1
25.0
25.0
15.0
35.0
25.0
25.0

turned on during the run to help densify the film. [4] The
substrates made a complete revolution around the chamber
every 15s. The total gas flow of the Argon and Oxygen
was held at 200sccm while the percentage of Oxygen was
changed run to run. This equated to pressures of about
6.2mTorr. After everything was set up, a 10 minute
presputter was done before the 30minute deposition. After
the deposition was complete, the wafers were again dipped
in BOE, rinsed, and dried before the Aluminum top
electrode layer was sputtered. The a capacitor test mask
was used to pattern the capacitors with a standard g-line
photolithography process. The Aluminum was etched in
heated Aluminum etch. The wafers were then stripped of
the resist and SRDed. The backside Aluminum was then
sputtered. No sintering step was used because there is
evidence that the smaller metallic and semiconductor
elements such as Si and Al diffuse into the Ta205 film and
decrease the quality of the film.

3. TESTING
The film thickness and refractive index were measured
after deposition with an ellipsometer. The dielectric
constant, breakdown voltage, and the leakage current were
measured in the test area after the devices were completed.
All of the device testing was done on the smallest round
capacitors, which were 100,000 microns square in area.
The capacitance of several devices on a wafer were
measured on a CV analyzer. The capacitance, the area,
and the film thickness were used to find the dielectric
constant using the following equation.
=

PL~T

~

a
,“...

C.t
•A

Where C is the capacitance, t is the film thickness, A is the
area. ~t is the absolute dielectric permittivity, and ~ is the
relative dielectric permittivity or the dielectric constant.

t

—~

(%)
1
2
3
4
5
6
7
8
9
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Table 1. DOE settings
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Fig. 1. Breakdown voltage test example
The breakdown voltage was found by using a series
resistance with the capacitor. An HP4145 was used to
ramp the voltage until the device broke. The resistor line
was then appended to find out how much of the voltage at
breakdown was handled by the capacitor as seen in Fig. 1.
The voltage was then divided by the film thickness to get
the strength in terms of V/cm.
The leakage current was attempted to be measured in a
similar method. The series resistance was left out though.
This measurement produced no distinguishable leakage
current above the noise in the testing system. The noise
was on the order of pF’s.

4. DOE RESULTS
The results from the testing are shown in Table 2. The
leakage current was left out due to troubles with testing for
it. This was a surprise due to the fact that film was
expected to be very leaky. The breakdown voltages were
higher than were expected, but the dielectric constants
were lower than expected. The refractive index was in the
expected range.
The results were analyzed with RS/1. From this
analysis the peak breakdown voltage should be around
Table 2. DOE Results
Run ~
1
2
3
4
5
6
7
8
9
10

t avg. (m) ni avg.
7.74E-08
l.50E-07
7.20E-08
1.29E-07
6.26E-08
1.65E-07
1.16E-07
9.67E-08
1.03E-07
1.07E-07

2.085
2.036
2.065
2.072
2.065
1.939
2.095
2.09
2.101
2.092

l.33E+01
1.75E+01
1.22E+01
1.52E+01
1.15E+01
1.88E+01
1.61E+01
1.35E+01
1.34E+01
1.59E+0l

strength
(V/cm)
5.49E+06
6.65E+06
7.08E+06
6.98E+06
6.43E+06
6.07E+06
7.83E+06
7.06E+06
7.79E+06
7.24E+06
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Angstroms/minute for Ta2O5 and 200 Angstroms/minute
for Shipley 812 positive resist.
After this step, the processing continued as nonnal.
The resist was removed. The Aluminum was deposited,
patterned, and sintered.
The devices were tested using the standard PMOS test
setup with a wafer prober and an HP4145. Family of
curves, linear
and linear subthreshold plots were made
for both sides of each wafer. The general results showed
higher gains and lower thresholds than the normal process.
The nitrogen implanted sides actually had higher
thresholds than the non implanted sides. This was
opposite to the results that Dave Rines observed in his
Si02 gate PMOS. A set of plots from the nitrogen
implanted side of the wafer with a single layer of Ta205
can be seen in Fig. 2, 3, and 4. This set of devices was the
only one that demonstrated the best subthreshold plot. The
rest were mostly noisy at the leakage regime. The
characteristics of these particular films were not tested so
expected results for threshold could not be accurately
calculated.
VT,

.rZ~

~~zi

• £Xt/*AC

~

Fig. 3. Linear VT plot
1200W and the peak refractive index should be slightly
below that. The analysis also showed the dielectric
constant to be increasing with increasing power and
decreasing oxygen flow. These both could be due to too
much oxygen getting into the film with these settings.
From these results the best film parameters would be
1200W and 115% or less flow of Oxygen
5. MOS APPLICATION
For the MOS devices, the film was deposited on wafers
that had been implanted with Nitrogen on one half and
processed up to the gate oxide step. On one wafer, a 420
Angstrom layer of Ta205 was deposited at 1200W and
25% Oxygen flow. The film was then annealed at 750C
for 5 minutes in thy Oxygen in a furnace tube. The anneal
was done to improve the film quality. Another wafer
received an additional 80 Angstrom layer of Ta2O5 on top
of the annealed layer to help prevent possible migration of
Al during the sinter step.
Contact cuts were then etched through the Ta205 (after
contact cut photolithography) in a CHF3 RIB step. The
RIB step was developed on a Drytek Quad Etcher from
published papers to have a favorable selectivity to
resist. [5] The gas flow was 50sccm and the power was
3 50W. The resulting etch rates were 150

6. CONCLUSIONS
The development and optimization of the Tantalum
Pentoxide deposition process was a success. The base
process is now ready to be applied to future research and
applications. The basic process is at 1200W and 15%
Oxygen flow.
The demonstration of MOS devices with Tantalum
Pentoxide as a gate dielectric was also successful. The
devices worked well. The GaAs capacitors were not made
however.
There is much room for future work with both the
process and the applications. For the process, the Oxygen
flow could be reduced even more to try to get better films.
Other parameters such as pressure could also be varied to
find better results. Anneal steps could also investigated as
ways of improving the film quality For the MOS
applications, thinner films and more exhaustive testing
could be done, especially in regards to the nitrogen
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implants. The GaAs capacitors could be made and tested.
Optical applications and MEMs applications could be
looked at as well.
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MOSFETs with Variable Gate Oxide Thickness by Selective Nitrogen Ion
Implantation
Dave Rines
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Rochester Institute of Technology
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Abstract- The incorporation of nitrogen in silicon has
been shown to retard the oxidation growth rate. The
present study produced aluminum gate PMOSFETs
with varied gate oxide thickness on the same chip
through selective nitrogen ion implantation. The
nitrogen implant dose of 4x1014 ions/cm2 at 35 keV
prior to gate oxide growth reduced the oxidation rate
between 10% and 60% at the oxidation schedules
employed. This active area N-implant led to no
degradation in electrical parameters such as gate delay,
mobility, or subthreshold swing. MOSFETs with
different gate oxide thicknesses allow for different
threshold voltages on the same chip and increased nonminimum channel length MOSFET reliability.

I. INTRODUCTION
Cuffent trends in industry are leading to system on a
chip solutions. These solutions generally require varied
devices to perform many different functions.
The
integration of different voltage bipolar junction transistors
has been developed, but MOSFETs have not yet crossed
this technological river, as MOSFET threshold voltage is
primarily determined by the blanket processed gate oxide
thickness and composition.
Gate oxide thickness is generally scaled down with
channel length. This gate oxide thickness reduction leads
to reliability issues associated with thin oxides. Nitrogen
implantation in Si prior to oxidation has been shown to
retard oxidation rate in thin oxide regime [1]. Selective
nitrogen ion implantation would allow long channel
MOSFETs devices to have thicker gate oxides than
minimum length transistors on the same chip. This would
lead to enhanced chip reliability. Direct thermal
incorporation of nitrogen in gate oxide growth steps has
been standard practice in industry for some time.
The nitrogen in the Si02 film improves dielectric
strength, acts as an impurity diffusion inhibitor, and
reduces hot-carrier effects in submicron MOSFETs [2].
Previous work examined the kinetics and reliability of Nimplanted and Si-implanted Si02 gate dielectrics. Data
showed increased dielectric strength and decreased

thickness uniformity for N-implanted Si02 [3]. This study
fabricated aluminum gate PMOSFETs with N-implanted
gate oxides. The fabricated PMOSFETs have two different
gate oxide thicknesses on each wafer. The standard RIT
aluminum gate PMOS process was run on n-type wafers
with resistivity in the range of 10-30 ohm cm. The
standard process involves four photo steps namely
Source/Drain, Active, Contact Cut, and Metal. An
additional photo step to selectively block the nitrogen
implant was introduced prior to gate oxide growth.
Nitrogen was implanted at a dose of 4x10’4 ions/cm2 and at
an energy of 35 keV. This energy and dose had been
optimized by a previous study [4].
The gate oxide growth process resulted in a thickness
differential between masked and unmasked active regions.
The standard process grows a 700A thermal Si02 gate
dielectric. This study grew thermal oxides between 55A
and 675A. These results can be seen in Figure 1. Oxides
were grown in dry oxygen between 900 and 1050 degrees
Celsius for eight to thirty minutes. All oxide growth
recipes included a nitrogen anneal ramp down cycle.
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No N-implant
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Figure 1. Oxide thickness obtained on un-implanted
and N-implanted regions.
Following the gate oxide growth, the PMOS
fabrication was completed with identical processing. The
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devices were then tested using an HP4145 parameter
analyzer.

thermal potential, ND is the substrate (channel) doping
density. The magnitude of the threshold voltage varies
almost linearly with the oxide thickness.

3. RESULTS AND DISCUSSION

The slope of the threshold voltage versus oxide
thickness plot can be written as

PMOS transistors with different threshold voltage
magnitudes and transconductance have been realized on
the same chip. The threshold voltage was found by
extrapolating the x-intercept of the linear fit to the transfer
characteristic- drain current versus gate voltage at a drainsource voltage of 0.1 V as shown in Figure 2. The
figure shows two distinctly different characteristics of the
same size PMOS devices fabricated on each wafer

Slope

The experimentally observed threshold voltages have
been plotted with the corresponding gate oxide thickness
for un- implanted and nitrogen implanted devices in Figure
3. A fairly good linear fit to the data is obtained for both
un-implanted and N-implanted devices.
It can be
observed that for lower substrate doping and lower oxide
charge density, the threshold voltage is insensitive to the
change in oxide thickness[3]. The wafers employed in the
present study correspond to a doping density of 1 .5X1014
cm3.

The threshold voltage of a PMOSFET is given by
(P,,,~- Q,,/C~ - 2(P~ +6(P~I ~(2qr,N0f2(Pf+ 6(P~j) IC0,~

(q (2qEsND~2(Pç+6(P~j) + Q~)) / 8ox

=

and the intercept on the y-axis gives the value of (Pms-12(Pf
+64k1.

—

=
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(1)

Where 4~ is the metal semiconductor work function
difference, Q,, is the oxide charge density in C/cm2
associated with the Si02/Si interface, C0> is the oxide
capacitance in F/cm2, (P~ is the Fermi potentials and (P~ is

Transfer C haracteristics
(20x80 PMOSFET, Wafers D4 & D5, Center Site, Vds
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From the calculated data shown in Figure 4, it can be
seen that at this doping level, the magnitude of the
threshold voltage should be essentially independent of the
gate oxide thickness. It is inferred that the slope observed
in Figure 3 is primarily due to the presence of appreciable
oxide charge density. SUPREM simulations show that the
piling up of phosphorus at the SiO2ISi interface at the
substrate doping employed is not expected to a significant
effect. Assuming the effect of oxide charges alone, an
interface oxide charge density of 4XlO~ q/cm2 has been
estimated.

Detailed analysis of PMOS electrical characteristics
did not resolve nitrogen implant induced variation in hole
mobility, subthreshold swing, or gate delay as shown in
Figures 5,6,&7.
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4. CONCLUSION
Aluminum gate PMOSFETs with two different gate
oxide
thicknesses,
threshold
voltages,
and
transconductances were fabricated on the same chip. This
selective nitrogen implant process gives the IC design
team more device flexibility, and enhances non-minimum
channel length MOSFET reliability. In addition, the JUT
aluminum gate PMOS process has been shown to be
effective with a gate oxide thickness down to about 10 nm.
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Design and Fabrication of Ring Gate Surface Junction Tunneling Devices
Eliott R. Hughes
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623

Abstract—Silicon based ring gate surface junction
tunneling devices (SJT) were studied due to their
promise of incorporating quantum functional devices
with integrated circuits. SJT devices of various gate
lengths ranging from 1 ~im to 50 ~im were designed
using Mentor Graphics tools, and were fabricated
using standard CMOS processes on S1MOX substrates.
SIMOX wafers were used to help reduce bulk leakage
and enhance the drain impurity profile. SIMOX mesa
isolation also significantly reduced the process flow.

2. THEORY AND DESIGN
As mentioned, the SiT is similar in principle to an
Esaki junction tunnel diode. Though the formation of the
junction is controlled by the gate and can be characterized
by ordinary device physics equations, the junction
phenomena is identical to that of an Esaki diode.
When p+ and n+ regions are heavily doped to
degeneracy, a very abrupt junction is formed and results in
depletion layer of 10 mu or less. This depletion layer is
the barrier through which the electrons tunnel.

1. INTRODUCTION
Recent advances microelectronic technology has
reduced device gate lengths to 0.15 ~im and below. At
these dimensions, effects such as tunneling become
significant. Current efforts to reduce these effects usually
focus on minor modifications to materials and device
structure. The surface junction tunneling device, on the
other hand, attempts to utilize tunneling instead of
overcoming it.
The silicon based SJT is a three terminal device that
operates as a gated tunnel diode. As with other tunneling
devices, the SJT exhibits a negative differential resistance
(NDR) characteristic curve. Though the SJT differs from
these compound semiconductor devices due to its silicon
substrate and processing. The advantages over ordinary
MOS devices are realized in its high speed and low power
consumption.
Similar to a conventional n-channel MOSFET, the SJT
employs a source, gate, and drain. The difference lies in
the p+ doping of the drain. Applying sufficient positive
gate bias will cause the channel to form a p+In+ tunnel
junction that is similar in principle to those studied by L.
Esaki. While ordinary Esaki diodes will result in a single
NDR curve under positive drain to source biasing, the SJT
will result in a family of curves. This is due to the
modulation of surface charge density with gate bias. As a
result, the gate can control the tunnel current and negative
resistance.

E~

EF

~-10 run
Figure 1: Band diagram for
tunneling condition.
Figure 1 shows the band to band tunneling for the
device in the forward biased condition. Band to band
tunneling will occur as the drain bias is increased from
zero volts. This will continue until a drain to source
voltage is reached in which tunneling will no longer occur.
At this point, termed the peak, the drain current begins to
sharply fall off until it reaches a minimum, the valley. In
this negative resistance region, the SJT derives its
usefulness. Due to the relative ease of varying the drain
voltage, the SJT has very fast switching speeds due to the
short transit times for electrons across the tunnel barrier.
The tunneling current density can be found using the
following equation.
112
~T

=~oex~{~(~ Eg}
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Figure 2: Expected STJ curves.
The ratio of the peak to valley current (PVCR) is
controlled by the gate bias. Figure 2 shows how the PVCR
is changed with increasing the gate to source voltage.
Note that a zero bias is expected to give an ordinary p-n
diode curve.
The design of the device is centered on defining the
ring gate structure. Koga et al found that using a ring gate
significantly reduces excess tunneling by eliminating
corner [1]. Excess currents, are undesirable because they
tend to degrade the PVCR. This effect might be severe
enough to completely cancel the NOR region. To avoid
this possibility, the ring gate is used.
Implementing the combination of p+/n+ implants with
the ring structure requires the use of two photolithography
steps. After polysilicon is deposited, the outer structure of
the ring must be defined. A n+ flood implant dopes the
source, but the drain is masked by the poly. The next
photo step is a dark field mask that defines the inner
diameter of the ring. A p+ implant then creates the drain.
These mask levels were designed using Mentor Graphics
IC-Station component of Design Manager. The design
process was the standard RITCMOS and the design rules
were modified versions of the MOSIS rules.

3. FABRICATION
The device was fabricated using SIMOX silicon on
insulator substrates. The prime reason for using SOT in
this study was to simplify the process flow through the use
of silicon mesa isolation. The use of SOT has also been
found to enhance the drain impurity profile as well as
reduce bulk leakage. The SOT wafers had approximately
300 nm of silicon on top of 350 run of oxide. The use of
the Nanospec and ellipsometer was not possible for
measuring film thicknesses on the SOT substrates. The
thickness of films was determined using dummy wafers.
The process flow and procedure are shown in figure 3 and
in the appendix, respectively.

Testing of the completed SiT devices initially yielded
no observable NOR characteristics or the expected diode
curve for zero gate bias. These results were confirmed
with more extensive testing. There were a few process
issues that might have contributed to this.
The first issue is that there were difficulties with
stepper overlay. Since the mask levels were designed from
scratch, a stepper job needed to be created to handle the
design. This includes the identifying the location of the
alignment key. Though this was done, there was difficulty
in adjusting for the mechanical error due to stepper. As a
result, the misalignment rendered all but the largest
devices inoperable.
Another issue is with the LTO deposition and etch. As
a result of the inability to measure the thickness of films on
the SOT wafer, the thicknesses had to be estimated from
the films that were deposited on the dummy wafers. The
six inch LPCVD tube using caged boats produced wafer to
wafer thicknesses ranging from 3500 A to 5100A. This
made it difficult to calculate and LTO deposition rate.
The wafers were etched in the GEC-Cell for 6mm
each, since a 20% over-etch is acceptable. It is possible
that the plasma etched completely through the oxide and
then through the silicon layer down to the buried oxide
layer. This would account for the nano-amp noise that was
experienced. Another related possibility is that the plasma
did not completely clear the oxide. In both cases, the
metal would be in contact with the oxide which would
result in an open circuit.

5. CONCLUSION
A silicon based quantum functional device, the surface
junction tunneling device, was design and fabricated.
Though devices displaying negative differential resistance
and ordinaiy p-n junction characteristics were not
observed, the desired results might be achieved with
further study and modifications and improvements to the
existing process. Further might will include modifications
and simulations of implant profiles as well as modifying
the LTO etch. The use of the new advanced RIT CMOS
processes might also be considered
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Figure 3: Process cross sections.
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4pt probe.
RCA clean.
Photo-i: Mesa isolation.
Etch Mesa: SF6+02 42:7.5 sccm, 35sec, 400mT, 40W.
Ash resist: 45mm
RCA clean.
GOX growth: Dry 02 soak at 1000C for 25mm.
Poly Deposition: 70mm.
Photo-2: Poly pattern-i.
Etch Poly: SF6+02 42:7.5 sccm, 45sec, 400mT, 40W.
Ash resist: 45mm.
Implant Phosphorus lOOkeV and 1E15 dose.
Photo-3: Poly pattern-2.
Etch Poly: SF6+02 42:7.5 sccm, 45sec, 400mT, 40W.
Implant BF3 l5OkeV and 1E15 dose.
Ash resist: 45mm.
RCA clean.
Anneal D/S.
LTO deposition: target 5000 A.
Photo-4: Contact cuts.
Etch Contacts: 6mm SF6+CH3, 5OmT and 270mT.
Ash resist: 45mm.
Pre-Metal clean.
Metal Deposition.
Photo-: Metal pattern.
Etch metal.
Ash resist: 45mm.
Sinter.
Test.
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Erbium-Doped Silicon Based LEDs
Joseph J. Miceli
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623

Abstract—A preliminary effort in Electroluminescent
(EL) device fabrication using erbium-doped silicon
based materials at Rochester Institute of Technology’s
Microelectronic Engineering Fabrication Facilities was
attempted in this study. Field-assisted infiltration
would be used to incorporate erbium ions into a porous
silicon film. The film would be oxidized and anneal to
form and erbium and oxygen rich active layer suitable
for light emission. Different erbium anneals (900°C to
1100°C) would be executed and results would be
thoroughly examined for any differences in the
electrical or luminescent characteristics. No functional
devices were fabricated, but proof of erbium activation
and excitation was achieved through detection of
photoluminescence (PL) in the 1100°C samples.

1. INTRODUCTION
For years, scientists have been searching for an
integrated approach in producing optoelectronics on
silicon chips. Such a tool would allow for further
development of important applications, such as chip-tochip interconnects and silicon based photomcs3. There are
a number of obstacles in achieving this goal, though, since
any radiation source applicable in today’s technology
would have to be efficient, at a functional wavelength, able
to operate in a wide range of temperatures, and still have a
suitable frequency response. Since silicon is used for the
vast majority of IC manufacturing, it would be an
advantage if the light emitter could be fabricated using
silicon process technology. Crystalline silicon by itself (c
Si) is an unsuitable source, mostly because of inefficient
emission due to its indirect energy bandgap. As of late, a
considerable amount of work has been done to incorporate
impurities such as erbium (Er) into silicon-based films.
One specific composition of interest, which is examined in
this project, is Er-doped porous Si02.
Erbium is a rare-earth metal with an atomic number of
68 and an atomic weight of 167.62. When properly
inserted into a crystal structure, Er takes a 3+ ionic state.
This ion can emit photons at a wavelength of 1.54 urn, a
wavelength of particularly strong interest because of its
ideal applications in silica based fiber optics. The 1.54 ~.tm

luminescence takes place due to a radiative intemal 4f
transition and is practically independent of the host
crystal.’ There are reasons why Er-doping directly into
crystalline silicon based materials will not work.
Specifically, the low solid solubility of Er in Si (—‘10’ 6/cm3
at 1300°C) prevents the incorporation of acceptable Er
concentrations. Even with the use of ion implantation, Er
incorporation at concentrations —‘5x10’7 is prevented by the
onset of Er precipitaion.2 For practical applications higher
erbium concentrations (at least 10~9/cm3) should be
engineered. One way to inhibit Er segregation is through
introduction of oxygen. Er-O structures have higher
solubility limits than erbium itself, and exist in a form that
promotes the excitation of the Er3~ ion. Two methods of
excitation have been identified.

Excitation

E~1
BC
1\

i I
BV

—4-—
Si

BV

Si~

Figure 1: Methods of Er excitation in Si:O structure
The energy transfer shown as method A is based on
electron-hole recombination. As a result of Coulomb
interaction the energy released due to electron-hole
recombination is transferred to the electron-vibrating ion
system. The local vibration excitation relaxes very quickly
due to decay into lattice phonons, thereby exciting the
Erbium ion) Method B is a schematic representation of
hot-carrier impact excitation. The formation of hot carriers
relies on the existence of high electric fields within an
active Er-rich layer. With this knowledge, a material will
be engineered with a high concentration of erbium and the
ability to transport carriers. Higher fields within the
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sample will enhance impact excitation. If these goals are
achieved, the sample should emit measurable amounts of
electroluminescence (EL). In this case EL is radiation that
is emitted when the when Er ions are excited by methods
associated with electric fields and current flow. Another
way to detect the erbium is through Photoluminescence
(PL). PL is any radiation emitted when the when Er ions
are excited by an external radiation source (such as an Ar
laser), with no current flowing through the device. This

method is not

2. EXPERIMENTAL PROCEDURES
The silicon based LEDs were fabricated on p+ silicon
substrates and consist of multiple thin layers as shown in
Figure 2. The structure includes a top electrode, a
backside aluminum contact, an active layer, and a
selectively doped n-type poly-silicon layer. Note that
emission will occur in the active layer and travel through
the poly-silicon. The active layer is abbreviated OPNSi,
for oxide passivated nanocrystalline silicon. The OPNSi is
a glass that is rich in silicon and allows for current flow.
n+ select poly
polysilicon

layer

N

Backside Al
Figure 2: LED Device Cross Section

A. Device Fabrication
Bulk-film LEDs were fabricated from the OPNSi
active layer in three basic process stages; substrate
preparation, active layer formation, and contact formation.
Substrate preparation involved backside doping of a p-type
wafer, then a 950°C steam oxidation for 3.5 hours,
growing approximately 5000A of Si02. This oxide is
removed, and followed by a backside aluminum sputter.
The heavily doped backside guarantees an ohmic contact3.
Active layer formation begins when the wafer is
anodized in a 49% HF / ethanol (1:1 by volume) solution
at a constant current density of 3.5mAJcm for 2 mm.,
forming a 70% porous PSI layer about 4000A thick.

Immediately after the formation of porous Silicon, erbium
was introduced via field-assisted infiltration from an
erbium chloride solution (ErC13.6H20 dissolved in
ethanol). To do this correctly, the bias used during the
anodization of the porous silicon must be reversed. After
infiltration, the solution was rinsed with ethanol,
submerged into DI water, and quickly moved to the SRD.
The backside aluminum was removed in preparation for
the following oxidation and anneal. During this furnace
step, a small designed experiment would be coordinated.
All samples would be pushed into an 021N2 ambient at
900°C, enough to partially oxidize the active layer. Group
1 remained at 900°C for 20mm after the 02 had been shut
off. Group 2 was ramped to 1100°C (in N2) and annealed
for 10 mm.
Group (Wafers) Anneal Temp
Anneal Time
1 (A, B)
900°C
20 mm.
2 (C, D)
1100°C
10 mm.
Table 1: Experimental adjustments in Er anneal

During both thermal variations the porous silicon is
transformed into the Er-doped porous glass (OPNSi). In
such a film, carrier transport is facilitated through defect
states, which in turn provides the necessary means for
exciting the Er ions. The concentration of Er and the
efficiency of the excitation would depend on the anneal
times and temperatures. The active layer is then capped
with 0.25um polysilicon deposited via low-pressure
chemical vapor deposition at 610°C, forming an excellent
interface to the active light-emitting material. The
polysilicon is then selective doped n~ using contact
lithography and a high-dose low-energy phosphorous ionimplant, followed by an activation anneal at 900°C for 15
mm.
Finally, for the contact stage, the backside poly and any
backside oxides are removed using an SF6 reactive-ion
etch, and a dilute 50:1 HF etch. Aluminum contacts are
then formed to the n poly cathode areas via sputter
deposition though a shadow mask, and backside aluminum
is deposited to reproduce the backside substrate anode
contact.

B. Device Testing
There were two areas of testing from which data were
collected; the I-V characteristics, and the measurable
luminescence. During electrical testing current was forced
trough the device while measuring voltage. The device
was tested in both forward and reverse bias, using an
HP4 145 parameter analyzer. Characteristic plots will be
examined to look for rectification and conductance. It is
expected that the p-type regions of the substrate separated
from the n-t~e poly under the Al contact by a semi-
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conductive layer will have characteristics similar to a
diode
The techniques used during the detection of
luminescence were much more involved. To detect PL,
the device was excited by an Argon laser. A germanium
detector was aimed at the point of excitation and a
spectrum was taken by varying the value of wavelength
detection over time. The area of detection was very small
and initially set u using a HeNe laser. During EL detection,
the same germanium detector was used, but there was no

the entire group, since I-V curves were not drafted for each
individual device. With the same set-up as this initial
testing, higher currents (lOOmA) were forced through the
devices to get a feel for the integrity. As expected, visible
light was observed at levels detectable by the human eye.
Once that single device was determined for each
group, the IV tests were administered and curves were
generated. Log vs. Log curves are helpful in determining
the different operation regimes.

Log IVctrves
Ulfl

nfl

E~a
ci~
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Figure 4: Log I vs. Log V

The Log vs. Log curves show that the LEDs do not
have conventional diode characteristic, but still have a
logarithmic response to voltage.
Figure 3: LED Luminescence Detection Equipment

Linear IV (forward and Reverse~~°°
~9)
—1100 (deg)

external laser source exciting the LED. Instead, current

would be forced through the device. Once again, the point
of detection was aimed using a HeNe laser before the
spectra was taken. Wavelengths under investigation would
range from 1450nm to 1650nm, including the target
1540nm emission.
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3. RESULTS AND DISCUSSION
When examining the IV characteristics of the LED, it
is important that the devices facilitate carrier transport but
are not overly conductive. The first test involved forcing a
20mA constant current and measuring the voltage (samples
were allow to reach steady state before V was recorded).
These voltages ranged from 7.92V to l1.10V in Group 1
and from 8.3 1V to 17.22V in Group 2. The mean value of
group 2 was significantly higher. Right from the
beginning, we were able to tell that the wafers receiving
the 1100°C anneal were more resistive. This test was also
valuable in determining a device that is characteristic of

-2
-4
-6
-8
-10

________

-

-

______

~

;~/___
-30

-20

-10

0

10

20

Voltage

Figure 5: Linear Current vs. Voltage curve

The linear plots (more recognizable for comparison to
ideal diodes) show that the 900°C anneal samples are
much more diode-like, apparent in that fact that there is a
greater amount of rectification and a greater increase in
current at higher voltages. For the voltages (forward bias)
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at which EL testing occurs,. the 1100°C anneal samples
will be less conductive with higher internal fields. In both
groups there are non-characteristic reverse bias curves with
no sign of avalanche breakdown.
In both groups, there were no detectable levels of EL.
Multiple devices from all wafers were tested at current
levels ranging from 2OmA to 500mA. Each time, there
were visible amounts of light and significant wafer
heating, but the signal from the germanium detector could
not be discerned from the inherent noise. What we were
expecting (PL and EL) would have appeared as follows.

Figure 7 suggests that there is more activated Er~ in
the silicon rich silicon oxide active layer. This is
accounted for because of a number of reasons. First ofl~
there was probably a more complete anneal of the erbium
within the active layer. The Er has to be bonded and in the
structure for infrared emission to occur. The higher
temperatures allow for more boding to take place.
Secondly, the higher oxidation and anneal temperatures
allowed for a more complete oxidation of the active layer.
This accounts for the lower conductivity, which would
cause higher fields within the layer itself. Hot carriers
would therefor have a higher probability of being
generated. Since there was only a high and low setting for
this designed experiment, it is impossible to tell exactly
how the anneal temperature effect erbium concentrations.
It is possible that higher temperature may have been too
much, causing that active layer to be too resistive.

:~
4. CONCLUSION

EL:tFor)
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Figure 6: Expected (Non-experimental) Erbium Emission
Instead, as stated previously, there were no detectable
levels of EL. There were detectable amounts of PL from
the samples annealed at 1100°C, especially when
compared to those from the other sample.

Photoluninescence

~~Dl
w

~11Wc~

Even though there were no measurable levels of EL, it
is reassuring to see that there were detectable levels of PL.
The PL was higher in the samples annealed at 1100°C,
suggesting that there were higher concentrations of Erbium
and higher fields within the light-emitting active layer. It
is possible that an anneal between temperatures of 900°C
to 1100°C could produce even more desirable results. This
experiment helped to show that erbium could be activated
within the OPNSi film. Ion concentrations higher than
those achieved through the field-assisted infiltration could
be achieved through ion implantation. Still, large strides
will have to be taken to make this film applicable in
today’s opto-electronic applications.
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Development of an Anisotropic, Selective Polycrystalline
Silicon Dry Etch Process
Randy Supczak
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623
Abstract The development of a polysilicon dry etch
process that would result in anisotropic etch profiles as
well as high selectivity to photoresist and silicon dioxide
has been studied. It was found that decreasing the
amount of fluorine (SF6) in the plasma significantly
increased the polysilicon etch rate while only increasing
the etch rate of silicon dioxide slightly.
Two optimal processes were found:
One that
emphasized anisotropy (70% SF6 flow, 90mTorr
pressure, and 200W RF power) and one that
emphasized Si02 selectivity (70% SF6 flow, 23OmTorr
pressure, and 200W RF power).
—

The development of an anisotropic, selective
polysilicon dry etch process was the focus of this
experiment. Considerable research has gone into the
development of anisotropic, selective dry etch processes
for polysilicon using a variety of process conditions [3-5].
Because of the limitations regarding chlorine gas
mentioned before, alternatives were sought. Fluorocarbon
plasmas were not considered, as they result in polymer
formation which can contaminate the process chamber if
strict attention is not paid to cleanliness (i.e., 02 plasma
after etch to clean chamber).

B. Theozy

1. INTRODUCTION
Highly anisotropic etching of silicon is a key process in
many applications, such as deep trenches for capacitors,
integrated optoelectronics, and integrated sensors. It is
also extremely important in the manufacturing of veiy
large scale integrated (VLSI) circuits, specifically in the
area of polycrystalline silicon (polysilicon) gate etching.
Anisoiropic etch profiles are important to ensure that gate
lengths are within specification, as well as to facilitate
conformal film deposition in subsequent processing.

A. Background
Polysilicon etching is typically performed using a
chlorine or bromine chemistry [1]. Both these gases are
exiremely toxic and corrosive. Their use requires special
hardware to prevent corrosion of the processing
equipment. Chlorine/bromine etch chemistries also have
the disadvantage of etching most masking materials used.
This lowers the selectivity to other layers, such as silicon
dioxide (Si02) and photoresist.
Fluorine-based chemistries, such as SF6, offer an
alternative to chlorine/bromine. In addition to being less
hazardous to the enviromnent, the SF6 chemistry provides
higher silicon etch rates and selectivities than
chlorine/bromine chemistries. The major disadvantage of
SF6 is it yields isotropic etch profiles. Cryogenic etching
is a means of overcoming this isotropy, as is the addition
of 02 or C2C13F3 [2]. As reported in [2], the addition of 02
reduces selectivity to photoresist, and C2C13F3 is a chlorine
containing material.

With these considerations in mind, SF6/02 was chosen
for the plasma chemistry. As shown in Equation 1, the
addition of 02 to the plasma results in an increase in the F
concentration, which increases Si etch rate.

SF6+Si+02 —>S02+SiF4+2F

(1)

Equation 1 shows that 02 reacts with S and prevents

recombination with F. Oxygen also combines with Si at
the sidewalls to form Si02, thereby passivating the
sidewalls and reducing isotropy.
Fluorine is strongly electronegative, and as a result
electron attachment ionization can occur in the plasma.
This results in the formation of negative ions:

e +SF6 —*SF6 —>SF5 +F

(2)

Negative ions assume the role of electrons in the plasma.
Because negative ions are more massive than electrons,
they oscillate slower under AC excitation. This reduces
the conductivity of the plasma, and results in non
uniformity in the plasma. Thus, a SF6 chemistry can lead
to non-uniform etching.

2. EXPERIMENTAL
A. Sample Preparation
All of the etching was carried out in a Drytek Quad 482
parallel plate reactor with an operating frequency of
13.56MHz. A two level factorial experiment was used
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where the power (200 350W), pressure (90— 230mTorr),
an4 SF6 flow (70 100%) were varied. Table 1 lists the
experimental details of the experiment.
—

—

Table 1: Experimental Design

Run
1
2
3

SF6 Flow
%
100
70
85

Pressure
(mTorr)
90
230
160

Power
(Wafts)
350
350
275

4

100

230

200

5
6

70
100

230
90

200
200

7

85

160

275

8
9
10
11

70
85
70
100

90
160
90
230

350
275
200
350

Three center point runs (275W, l6OmTorr, 85% SF6 flow)
were included to evaluate experimental error.
The starting material was 100mm n-type silicon wafers
(100). A ioooA wet oxide was grown in a 6” horizontal
furnace at 900°C for 42 minutes. A 0.6jim polysilicon
layer was then deposited in a LPCVD furnace at 610°C for
78 minutes.
In order to simulate the CMOS process used at
Rochester Institute of Technology (RIT), the polysilicon
was then doped using N250 arsenosilicate spin-on glass.
The SOG was spun on at 3500RPM for 30 seconds,
followed by a 15 minute pre-bake at 200°C. An arsenic
drive-in step followed this at 1000°C for 15 minutes.
The wafers were next coated with 0.98km of Shipley 58 photoresist and exposed using a g-line stepper. The
reticle used was the RIT CIvIP test mask, which had
various features including dense lines/spaces of varying
coverage.
The minimum resolvable linewidth in
photoresist was 1 ~m.
Windows were opened through the resist across the
wafer to make direct measurements of the polysilicon

thickness.
Initial step height measurements were made using a
Tencor Alpha-step profilometer. These would be later
used to determine polysilicon etch rates and selectivities to
Si02 and photoresist. Scanning electron microscopy was
used to evaluate anisotropy of the individual process runs.

B. Etching Process
The SF6 flow was held constant at 40sccm while the 02
flow rate was varied from 0
l7sccm. This allowed
variation in SF6 flow from 70-100%. Each wafer was
etched for 20 seconds.
Polysilicon thickness
—
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measurements were then made using a Nanometrics
Nanospec AFT thin film thickness measuring tool.
Polysilicon etch rate was calculated from these pre- and
post-etch values. Each wafer was then etched, in 15
second increments, until all the polysilicon cleared,
exposing the oxide. A 15 second over etch was then
performed to determine the selectivity to oxide.

3. RESULTS AND DISCUSSION
The most noti cable result after removing each wafer
from the etch tool was the etch non-uniformity across the
surface of the wafer. The edges of the wafers etched
significantly faster than at the center. This is shown in
Figure 1.
Figure 1: Etch non-uniformity across wafer
Oxide

Polysilicon

Shown in Figure 2 is a plot of the polysilicon etch rate,
both edge and center, and the selectivity to Si02. It should
be noted that photoresist loss for each experimental run
was minimal, and those values are not reported in the
results presented.
Figure 2 confirms the etch rate non-uniformity
observed in Figure 1. The etch rate at the edges of the
wafers was almost twice what it was at the center of the
wafers. As mentioned earlier in this paper SF6 plasmas
can be non-uniform due to the formation of negative ions
in the plasma. Another possible explanation for this non
uniformity is in the etch tool itself it is a tool designed
for 150mm wafers, and the wafers used in this experiment
were 100mm.
From Figure 2 some general trends can be established.
With a SF6 flow of 70% and a pressure of 90mTorr,
increasing the power from 200W to 350W caused an
increase in edge etch rate of 20%, while the center etch
rate decreased by 9%, and the Si02 selectivity decreased
by 40%. With 70% SF6 flow and 23OmTorr pressure, a
power increase from 200W to 350W caused edge etch rate
to increase by 133%, center etch rate to increase by 148%,
and selectivity to decrease by 34%.
In order to evaluate the anisotropy of each of the etch
processes a Philips scanning electron microscope (SEM)
was used to view cross sections of the samples. Each
—
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Figure 2: Etch process results
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sample was cleaved through the desired features, and then
sputter coated with gold at a pressure of lOOmTorr for 60
seconds. SEM micrographs are given in Figures 3 —6.
Not eveiy etch process underwent cross sectioning;
only those that yielded relatively high polysilicon etch
rates and high Si02 selectivities.

7

8

9

10

11

Figure 5: 85% SF6, l600mTorr, 275W

Figure 3: 100% SF6 23OmTorr. 200W

Figure 6: 70% SF6, 90mTorr, 200W
“I)

Figure 4: 70% SF6, 90mTorr, 350W

Although difficult to tell from the above SEM
micrographs, there was significant undercutting of the
process shown in Figure 3. There was a significant CD
bias due to this undercutting. The same was observed for
the process in Figure 4. For the process in Figure 5, no
undercutting was observed. However, resist loss at the
36
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edge of the line was significant, resulting in linewidth
narrowing.
The process shown in Figure 6 (70% SF6, 90mTorr
pressure, 200W RF power) gave very anisotropic etching.
The measured linewidth was 4.5p.m for a 5jim line. Resist
loss was minimal over the polysilicon line.

[3]

A. Malinin, T. Majamaa, and A. Hovinen,
“Anisotropic Si Reactive Ion Etching in Fluorinated
Plasma”, Microelectronic Engineering, 43-44, pp.
641-645 (1998).

[4]

D. Zhang and M. J. Kushner, “Surface Kinetics and
Plasma Equipment Model for Si Etching by
Fluorocarbon Plasmas”, J. Appl Physics, 87, pp.

4. CONCLUSION
An investigation of polysilicon plasma etching was
performed. The goal was to develop a process the had
both a high polysilicon etch rate and high selectivity to
Si02 and photoresist, while at the same time providing
anisotropic etch profiles. A single process that met these
requirements was not found; instead, two different
processes were found.
The process that provided maximum anisotropy (see
Fig. 6) used a SF6 flow of 70%, pressure of 9omTorr, and
RF power of 200W. The major drawback of this process
was the disparity between center and edge etch rates. A 42
second etch, which would completely clear the polysilicon
in the center of the wafer, would result in a 12 second over
etëh at the edges. This translates to a Si02 loss of 125A.
The process that provided maximum selectivity (see
Fig. 2) was run #5 (70% SF6 flow, 23OmTorr, 200W).
This resulted in a 108A Si02 loss at the edge of the wafer.
Future work for this experiment includes further study
of process parameters around the optimal ones determined
in this experiment. Further cross sectioning is needed to
understand the anisotropy of the etch processes.
Exploration of the etch non-uniformity is critical to
developing an anisotropic, selective polysilicon dry etch
process.
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Abstract— The goal of this investigation was to develop
a cobalt silicide formation process as a stepping stone
to investigate a novel patterning technique known as,
LOCOSI (LOCal Oxidation of SUicide). Cobalt suicide
films were formed by sputter depositing cobalt onto
silicon wafers then annealed at temperatures varying
from 750
1000°C using two methods. The first
method was a conventional anneal using a horizontal
furnace using a forming gas ambient. The second
method was a RTA (Rapid Thermal Anneal) using a
nitrogen ambient. The RTA process for silicidation
provided essentially a continuous film with minimal
cracking, whereas the furnace anneals resulted in noncontinuous cobalt suicide films. The patterning of the
films, which requires a patterned oxidation mask
similar to the LOCOS (LOCal Oxidation of Silicon)
process, was unsuccessful.

2. THEORY
A. Cobalt
Cobalt is a group VIII, near noble metal with the
following material properties.

-

1. INTRODUCTION
Cobalt silicide has been used in industry to form selfaligned low resistance source/drain and gate contacts.
New applications of cobalt suicide include fabrication of
ultra-short Schottky-Tunneling MOSFETs and MSM
(metal-semiconductor-metal) photodetectors. Fabrication
of these devices requires nanometer scale patterning of
cobalt suicide film.
Unfortunately, conventional
patterning techniques require high-end lithography
equipment for the small dimensions and a dry etch process.
Using a novel patterning technique, known as LOCOSI
(LOCal Oxidation of Sllicide), cobalt silicide films can be
patterned using low-end lithography equipment.
As cobalt was new to PiT the deposition and
silicidation processes needed to be developed before any
patterning could take place. This development work sets
the groundwork for future optimization and for studies of
other cobaltlcobalt suicide applications.

Table 1: Selected Properties of Cobalt
Property

Atomic Number
Atomic Mass
Reflectivity
Melting Point
Resistivity

Value

27
54.938

67%
149 5°C
6 ~.tc2 cm

B. Cobalt Suicide
Cobalt reacts with silicon to form cobalt suicide, which
has a resistivity ranging from 18-20 j.if2 cm. While many
combinations are possible, the stoichiometry of interest is
cobalt disilicide, CoSi2 because silicon-rich silicides are
more stable than metal-rich silicides. Figure 1 below
shows the how the heats of formation rises as the silicon
content increases but levels off after silicide becomes
silicon-rich. [1]

Figure 1: Heat of formation per metal atom of suicides as a
function of metal to silicon ratio [1]
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The phase of the suicide is temperature dependent.
According to literature, at temperatures from 300-600°C
mostly CoSi and Co2Si with some CoSi2 are formed. At
temperatures above 600°C only is formed CoSi2. Also at
temperatures ranging from 200-600°C, cobalt is the
dominant diffuser.
At higher temperatures silicon
gradually becomes the dominant diffuser. These concepts
are important when siliciding by annealing cobalt films on
silicon substrates. [1]
Cobalt silicide is a tensile film, which can result in film
cracking. The magnitude of stress varies with the phase of
the silicide, substrate doping, and temperature. As the
CoSi2 phase about to form silicon diffuses through the
grain boundaries of the silicide and metal films resulting in
compressive stress. Once the phase forms a volume
contraction takes place resulting in tensile stress in the
film. Once the film has cooled the end result is a tensile
film. The silicon doping concentration works to slow the
silicidation process thus shifting the temperatures at which
the different phases form. [2]
The thennal stability of the cobalt silicide varies with
the dopant species in the substrate and whether the
substrate is poiy or monocrystalline silicon. Silicides on
polysilicon substrates typically are more sensitive to
thermal processing, however this phenomenon still occurs
with suicide on monocrystalline silicon. The degradation
of the silicide at temperatures over 800°C occurs because
of silicon precipitation in the silicide film. As discussed
earlier, at higher temperatures silicon becomes a dominant
diffuser. The result is a breakup in the continuity of the
suicide film. [3]
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In the LOCOSI process the stress of the nitride film is
desired unlike in the LOCOS process.

Figure 2: Cross-sections showing the functionality of the
LOCOSI process.
Figure 3 below illustrates why the oxidation process
forms SiO2 on the surface rather than a cobalt oxide. [4]

C. LOCOSI (Local Oxidation of Suicide)

—

The LOCOSI process is similar to the well-known
LOCOS process used to selectively grow the isolation
oxide in CMOS technology. However, the purpose and
functionality of these two processes is different. Both
processes use a Si3N4/SiO2 oxidation mask to selectively
grow an oxide. The purpose of LOCOSI is to pattern the
suicide layer under the oxidation mask.
Below is a breakdown of the mechanism, which leads
to separation in the film (Figure 2).

Figure 3: Heats of formation per oxygen atom of various
oxides. Also shown is the heats of formation for Si02.
Cobalt oxides behave like the group VIA elements. [1]

1) Oxidizing ambient diffuses through oxide and
disassociates the silicide.
2) The free silicon reacts with the oxidant to form silicon
dioxide.
3) The free cobalt diffuses through the silicide to the
silicide/substrate interface where it reacts with silicon
to form suicide.
4) Near the edge of the oxidizing mask the stress of the
nitride forces the diffusing cobalt to drift away from
that edge. This causes a gap to form at the mask edge.

According to literature cobalt oxides behave like the
oxides of VIA element oxides. As can be seen in figure 3
it is more favorable for Si02 to form than a cobalt oxide.
Once the cobalt is dissociated it diffuses through the
silicide since it is not favorable for the cobalt to form a
metal rich silicide. (Figure 1)
LOCOSI experiments found in literature used epitaxial
CoSi2 deposited by MBE (Molecular Beam Epitaxy). The
oxidation mask is then aligned parallel to <110> directions
of the suicide to obtain a clean separation. However, it is
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mentioned process works for polycrystalline cobalt
suicide. [4, 5]

3. EXPERIMENTAL
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the edges of the wafer etched away and the gray streaks
remained on the wafer along with the divots (figure 4).
Attempts at resistivity measurements gave odd results with
varying amounts of cunent with no voltage reading or
reading that resembled the bare silicon measurements.

A. Furnace Anneal
The initial step before cobalt can be deposited on the
wafers was a preclean. This was done by immersing the
wafers for 10 ruin in a H2S04/H202 solution for 10 mm.
This was followed by a 5 ruin rinse and a 10 sec HF dip to
remove any native/chemical oxide.
The wafers were then pulsed DC sputtered using a
CVC 601 sputterer at the following setpoints.
Table 2: Sputtering setpoints for Co deposition
Parameter
Power
Base Pressure
Argon Pressure
Pre Sputter Time
Sputter Time

Setpoint
500 W (4” Co target)
-~2 E —5 Torr
5 mTorr
5 mm
5 mm

Figure 4: Divot in film after silicidation in furnace.
After inspection of the films under an optical
microscope it was discovered that the films were not
continuous (Figures 5-7).

The deposited film was about 800 to i000A thick.
Readings were performed on an Aiphastep, which was
uncalibrated after being serviced so readings may not be
accurate.
The average resistvity of the Co film on Si was 88 p≤2
cm, which is about 15 times greater than the literature
quoted value of 6 pfl cm. This could be do to oxygen
incorporation into the film during sputtering.
This first batch of wafers were then annealed in a
Bruce 6” horizontal furnace at 800°C, 900°C and 1000°C.
The basic recipe for the anneal is listed below in Table 3.
Figure 5: Silicidation in furnace at 800°C
Table 3: Basic Furnace Anneal Recipe

Step

Time

Gas

Push in 800°C
Stabilize at 800°C
Ramp up to Soak
Temp
Soak at Soak
Temp
Ramp down to
800°C
Pull at 800°C

12 mm
15 mm
20—3 0 mm

N2
N2
N2

30 mm

H2/N2

30-40 mm

N2

15mm

N2

After the wafers were annealed they were placed in a
selective etch to remove unreacted cobalt if any. This was
done in a 35 sec dip in H2S041H202 at 125°C. The wafers
were all hazy and gray before the etch with divots missing
in the films. Afterwards it appeared as if the material at

Figure 6: Silicidation in furnace at 900°C
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divots in the films produced in the furnace was do to poor
adhesion. During this thai a full RCA clean was
performed followed by a 10 sec HF clip to remove any
native/chemical oxide.
The wafers were then pulsed DC sputtered using a
CVC 601 sputterer at the following setpoints. The only
difference was the lower base pressure.
Table 5: Sputtering setpoints for Co deposition

Figure 7: Silicidation in furnace at 1000°C
Although the silicide films were not continuous the
wafers were still oxidized to see the effect. The oxidation
was performed in a Bruce 6” horizontal furnace using the
following recipe.
Table 4: Recipe for thennal oxidation of cobalt suicide.
Step
Push in 800°C
Stabilize at 800°C
Ramp up to 900°C
Soak at 900°C
Ramp down to
800°C
Pull at800°C

Time
12 mm
15 ruin
20—3 0 mm
10mm
30-40 mm

Gas
N2
N2
N2
1120
N2

15mm

N2

Figure 8 shows the result after oxidizing a wafer
annealed at 800°C. The oxidation process made the noncontinuous film worse.

Parameter
Power
Base Pressure
Argon Pressure
Pre Sputter Time
Sputter Time

Setpoint
500 W (4” Co target)
—P8.6 B -6 Torr
5 mTorr
5 mm
5 mm

Once a gain the deposited film was about 800 to i000A
thick. The average resistvity of the Co film on Si was,
48~.i≤~ cm. This is an improvement over the wafer which
were used for the furnace anneal runs which gave 88~2
cm. The wafer for this run were heavily doped p-type (20
~2 cm) whereas the wafer used during the previous runs
were moderated doped p-type (40-60p.Q cm). Also the
lower base pressure results in less oxygen incorporation
into the cobalt film.
This batch of wafers were annealed in a AG Associates
HeatPulse 410 RTP at 750°C, 800°C and 900°C in a
nitrogen ambient. When performing anneals in the
HeatPulse 410 there is no recipe to run, the time and temp
are set and then started. However, a 30 sec delay was used
after the wafer was in the chamber before starting the
anneal to allow the chamber to fill up with nitrogen.
Afterwards the wafer was allowed to cool in the chamber
for about a minute before removing it. This is to avoid any
potential reactions with the clean room ambient while the
wafer is still hot. Figures 9-11 below show the cobalt
suicide films formed by RTA.
,~
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Figure 8: Wet oxidation of wafer silicided at 800°C in
furnace.
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B. RTP Anneal
Since the furnace anneals gave a poor film a rapid
thermal anneal process was developed. Once again the
initial step before cobalt was deposited was a preclean.
The clean procedure was changed in case the cause for the

Figure 9: Silicidation in RTP at 750°C for 20 sec.
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Figure 10: Silicidation in RTP at 800°C for 20 sec.
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Figure 13: Film degradation after anneal at 900°C.
Table 6 below shows the resistivity results of the RTA
silicides on silicon. The measurements were taken in areas
were there was no film degradation.
Table 6: Resistivity results for silicidation in RTP

Figure 11: Silicidation in RTP at 900°C for 20 sec.
Notice that the films produced by RTA are continuous
with minimal cracking. The wafers annealed at 750°C
showed less cracking and flaldng of unreacted cobalt. At
the higher temperature anneals, 800°C and 900°C, the films
showed large areas of flaking cobalt. The majority of the
film on the 900°C sample showed film degradation. When
the wafers were the selectively etched for 35 sec in
H2S04tH202 at 125°C, the degraded film regions and the
areas with flaking cobalt were removed. Figures 12-13
below show this film defects.

Anneal Temp

Resistivity

750°C
800°C

326 ~i≤2 cm
No reading film was
damaged

900°C

16p.clcm

C. Patterning
Due to time restrictions a new 800°C sample was not
created to replace the one that was damaged. The first step
of the patterning process was to build the oxidation mask.
The oxide layer was deposited using an LTO process in a
4” LPCVD tube. The process parameters are below.
Table 7: Process parameters of LTO dep.
Parameter
Temperature

Base Pressure
Gasses
Dep Time

Setting
400°C
60 mTorr

40 sccm of Silane
48 sccm_of Oxygen
15 mm

The target thickness was 500A, but the actual thickness
was 711A. Figures 14-15 show the LTO film over the
cobalt silicide. The cobalt silicide films look intact which
is expected because of the low temperature of the LTO
process.
Figure 12: Flaking of cobalt film after anneal at 800°C.
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Table 9: Nitride etch process parameters
Parameter

Setting

Pressure
Forward Power
Gas
Etch Time

300 mTorr
265 W
30 sccm of SF6
65 sec

This etch process consumes all of the nitride and some
of the oxide underneath. Figures 16 —7 show the films
after the etch process.
Figure 14: LTO over cobalt suicide film formed at 750°C
by RTA

Oxidation Mask

Figure 16: After nitride etch. The exposed cobalt silicide
film shows signs of breakup. (silicided at 750°C)

Figure 15: LTO over cobalt suicide film formed at 900°C
by RTA
After the LTO deposition the nitride film was deposited
in the same CVI) tube as the LTO at the following
setpoints.
Table 8: Process setpoints for silicon nitride deposition
Parameter
Temperature

Base Pressure
Gas
Dep Time

Setting
810°C
60 mTorr

Dichlorosilane
17 mm

The target thickness was isooA but the actual
thickness was 1349A. The result is a nitride/oxide
thickness ration of 1.89.
The oxidation mask must be patterned before the actual
thermal oxidation takes place. The wafers were coated and
exposed using a G-line stepper and capacitor mask, which
has large capacitor pads. Afterwards the nitride was
etched off using a Drytek Quad. Table 9 gives the process
parameters of the nitride etch.

Figure 17: After nitride etch. The exposed cobalt silicide
film shows signs of breakup but not as severe as Figure 16.
(silicided at 900°C)

Once the nitride is removed the wafers can be thermally
oxidized to pattern the cobalt silicide film. The oxidation
recipe parameters are the same as described in Table 4.
Figures 18-19 show the results after oxidation.
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Figure 18: After thermal oxidation. Shows a reaction
between the different films. (Silicided at 750°C)

The RTP anneals showed similar issues with film
degradation at higher temperatures as the furnace anneals.
The other issue with the RTP anneal was the high
resistivity (326 ji≤2 cm) of the 750°C annealed wafer. This
along with the reaction seen with the LTO and Nitride
films (Figure 18) during patterning indicate that the
siicide film did not contain large amounts of cobalt
disilicide, which should be more stable and have much
lower resistivity like that of the 900°C annealed sample (16
~if~ cm). Although literature states that cobalt disilicide is
formed at temperatures above 600°C, this could be
explained by the high dopant concentration in the wafer
which slow down the process thus requiring higher
temperatures to change phase. However this would need
to be investigated further.
XRD data for the samples silicided at 750° C and 800°C
showed no peaks. Perhaps this means that the films were
still amorphous. Figure 20 is a sample from literature
showing peaks.

Figure 19: After thermal oxidation. Shows what might be
separation. Cobalt suicide film is no longer continuous.
(Silicided at 900°C)
While the two wafers shown above were processed in
the same run the one which was silicided at 750°C showed
a much less thermal stability than the wafer silicided at
900°C.

4. DISCUSSION
The poor results given by the furnace silcidation can be
attributed to several reasons. First is the pre clean before
the Co deposition, which was not a complete RCA clean as
done with the wafers used processed in the RTP. If the
wafers were not clean enough the poor adhesion would
explain the divots in the suicide film.
Another reason is the furnace recipe itself The recipe
dictates that the wafers are push and pulled at 800°C.
Although nitrogen is flowing during this the wafers are
exposed to the clean room ambient while they are hot.
This can cause oxygen incorporation into the film. Also at
the high temperatures the silicon tends to diffuse through
the metal and precipitate causing the break up of the film.
A slower furnace recipe may be beneficial in
controlling the reaction. The wafers could be pushed in at
lower temperatures (500°C) then ramped to the desired
anneal temperature.

Figure 20: Sample XRD trace showing the peaks
corresponding to different phases of cobalt suicide.
The cobalt suicide formed at 900°C showed better
thermal stability to the oxidation process and perhaps some

separation. Unfortunately, the SEM used to capture an
image of the cross-section did not have enough resolution
to verify separation.
5.

CONCLUSIONS

Of the two silicidation techniques, RTA produced
essentially continuous films with minimal cracking. The
furnace anneals produced non-continuous films. The flaws
in the furnace anneals include the push in at a high
temperature of 800°C. This coupled with the long
stabilization time may have caused the film degradation.
The furnace anneal recipes should be rewritten to start off
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at a lower temperature and ramp up once the wafers are in
the tube.
Although the RTA films were practically continuous,
the HeatPulse 410 does have some thermal non-uniformity
which prevent the formation of a uniform cobalt suicide
film across the wafer. Another issue is the cracking in the
films silicided at temperatures above 750°C. Like the
furnace anneals heating the wafer up to such high
temperatures quickly causes stress and film degradation
issues. It would be beneficial to process the wafers in a 2step anneal starting with a lower temperature around 500°C
and then moving to higher temperatures.
The silicide films produced at 900°C in the RTP proved
to be the most stable film and exhibited the lowest
resistivity of 16p≤2 cm, which corresponds to literature
values for cobalt disilicide films.
The patterning process was not successful. The cobalt
suicide films under the oxidation mask broke up into
islands after nitride deposition. The wafers, which were
silicided at 750°C showed reaction the oxidation mask
after the final oxidation step in the LOCOSI process. This
however was not observed with the wafer, which was
siicided at 900°C.
Some future work that could be done include
investigating what effect the pre-deposition clean has on
the silicidation and resistivity of cobalt suicide and testing
out a piecewise anneal process on both the RTP and
furnace to see if a the silicide quality is improved (i.e.
thermal stability and continuity), Once a thermally stable
and continuous film is achieved then the oxidation mask
thickness ratios for the LOCOSI need to be optimized to
see observe their effect on the patterning process. Also a
rapid thermal oxidation should be investigated for the
patterning process.
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Reactive Sputtering of Tantalum Nitrides for Diffusion Barrier Layers
Deepa Gazula
Materials Science and Engineering
Rochester Institute of Technology
Rochester, NY 14623
Abstract

The objective of this project is to develop a
robust process to deposit Tantalum nitride barrier
layer for copper metallization. TaN films were
reactively sputtered in a twin cathode AC inverted
cylindrical magnetron configuration using the lonTech
Cyclone sputtering system. The dependence of
thickness, resistivity and phase changes as a function of
N2 flow rate was studied. A designed experimental
approach was used to optimize resistivity and the
phases formed. A 10 sccm N2 flow (with 99 sccm Ar)
deposited at 4 mTorr and 2 kW pressure gave an
amorphous bcc-phase Ta(N) with a low resistivity of
about 220 ~if~cm. Further analysis would be done to
study the barrier properties, after depositing copper
and doing electrical, structural and chemical
characterization.
—

1. INTRODUCTION
A. Copper Metallization

As device dimensions are being scaled down to deep
submicron, the metallization technology is becoming
increasingly important. Copper is a promising interconnect
material because of its low electrical resistivity and high
resistance to electromigration as compared to the
commonly used aluminum and its alloys. However, Cu is a
fast diffuser in Si and Si02. The presence of Cu-Si
precipitates in critical regions strongly affects the reverse
leakage current of p-n junctions. It degrades the device
performance by introducing deep electronic levels into the
Si bandgap leading to reduction in the minority carrier life
[1]. Also, there are no suitable CVD processes for Cu
deposition. It oxidizes easily because of the ability to have
seif-passivation. It does not undergo anisotripoic etching,
and cannot be etched by the nonnal RIB techniques. Cu
also has poor adhesion to the dielectric layers.
B. Needfor barrier layer

To eliminate the diffusion into the substrate, a layer
diffusion barrier material which has less grain boundaries,
good adhesion to Si and Si02, high thennal and electrical
stability with respect to Cu is necessaiy. Various transition
and refractory metals and their alloys, nitrides, suicides
and oxides have been studied as potential barriers, and
Tantalum Nitride compounds have been found to be

promising candidates. A good diffusion barrier should
have minimum interaction with copper so that it does not
affect the resistance of the copper interconnect. TaN has a
very high melting point (3087°C).It is thermodynamically
stable with respect to Cu and has good adhesion to Si and
Si02. TaN has a dense microstructure, shows good
resistance to heavy mobility of Cu in Si and has electrical
stability at high temps (upto 750°C). [1]
The objective of this project is to investigate the barrier
properties of Ta and its nitrides for Cu metallization at
RIT.

2. EXPERIMENTAL AND RESULTS
A.

Experimental

The substrates were prepared from Si wafers on which
l000°A of oxide was grown in the Bruce furnace. They
were patterned into horizontal stripes of alternate layers of
Si and Si02 using a Kasper aligner. This would enable us
to study the properties of TaN on both Si and Si02, and
also use the four-point probe to measure sheet resistance
on the TaN deposited on the Si02 regions, by providing an
insulating substrate.
The TaN films were reactively sputtered in an AC twin
cathode inverted magnetron configuration of the Ion Tech
Cyclone sputtering system. The Ion Tech Cyclone is a
fully automated system with short cycle times and high
deposition rates. The AC inverted magnetron configuration
has remarkable improvements over the RF and DC
configurations. There is excellent target utilization and
uniform deposition of even complex shapes.
A 7.5” Ta target was used, and the base pressure of the
chamber was 5 x 10.6 Ton, and the working pressure was
about 5.2 x103 Ton. A hysteresis plot was first obtained
for nitrogen flow in the range of 0 to 50 sccm by
increasing and decreasing the N2 flow respectively and
measuring the voltage of the target without using any
substrate. The deposition was done at 2 kW forward power
and a total pressure of 8 mTon for 5 ruin. The gas mixture
consisted of Ar at 99sccm. In the operating range, no
hysteresis was observed as seen in figure 1. This is because
of the high pumping speed of 1600 Us obtained by a
turbopump. There is no poisoning of the target, and the
films were deposited in the high rate metal sputtering
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regime. The films were then deposited under the same
conditions, while the N2 flow rate was varied from 0 to
4Osccm.
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B. Results and Discussion
The resistivity of the pure Ta film is about 720 ~≤2 cm.
As the nitrogen in the film is increased to 5% there is a
decrease in resistivity to 430 pfl cm. Increasing the N2
content further to 20%, causes a gradual increase to 1200
i.if2 cm. The deposition rate was high at low levels of
nitrogen, but there was a sharp decrease in deposition rate
with nitrogen. At higher levels of N2 there is a steep
increase in resistivity due to low deposition rate and high
sheet resistance. This is seen in figures 2 and 3.

-‘

560
540•

0

> 520
500
48O~

Figure 1: Hysteresis behavior of TaN
The thickness of the films was measured using a
Tencor AiphaStep profilometer. Steps were made by
marking a line on the wafers prior to deposition with a
sharpie pen, and then rubbing it off after the deposition
using acetone. Sheet resistance was measured by a fourpoint probe. The x-ray diffraction Analysis was done on
Rigaku x-ray diffractometer with Cu Ka radiation. The
adhesion of the films to the substrate was tested using a
tape test.

N2 flow (sccm)

Figure 3: Dependence of resistivity on N2 flow
This change in resistivity is explained due to the
change in the crystalline structure of the TaNg phase,
which was analyzed from the XRD patterns, and compared
with those observed in the literature. The pure Ta shows
the (002), (202), (413) peaks of tetragonal Ta. With slight
increase in N2, bcc-Ta phase starts forming, observed by
the (110) and (200) peaks [3], seen in figure 4, which
explains the drop in resistivity.
lO7O2e~3.r~wjTaN#14 ~

3500
..3000
~ 2500
0
~.2000
~1500
.~ looc
500
0

N2 flow (sccm)

2~3~4b”5b”6b7b8T0

2-Theta(°)

Figure 4: XRD Pattern with 5 % N2
Figure 2: Dependence of thickness on N2 flow

At higher N2 levels of 10 —15 %, the bcc Ta(N) and at
20%Ta2N phases are fonned as seen in figure 5. The Ta2N
phase is supposed to have a good amorphous
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microstructure. At 40 sccm N2, the peaks are not sharp.
Table 1 shows the various phases at different levels of N2.
1O7O2f,3~r~w1 ThN #17 ~3
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•
•
•
•
•
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N2flow rate:5 and 20 sccm
Pressure: 4 and 8 mTorr
Power: 1 and 2 kW
Substrate bias: 0 and 50 kV
Time:Sandl5min

.~.250C
200C
(.1

~150C
a

~ looc
50C
0
20

30

40

50
2-Theta(°)

60

70

80

Figure 5: XRD Pattern with 20% N2
Further analysis needs to be done to analyze the phases,
which have been reported as fcc TaN. When the films were
tested with a scotch tape, they did not peel off. This means
the adhesion of the films to the substrate was good
Table 1: Phases of TaN [3]
N2flow
(sccm)
0
5
10
15
20
30
40

Crystalline
Phases
Tetragonal Ta
TetragonalTa +bccTa(N)
bccTa(N)
bccTa(N) amorphous
bccTaN
fccTaN
Fcc TaN + Ta3N5

This interesting change in the nature of resistivity of
the films was in agreement to the literature [2], but the
overall resistivity was an order higher than the reported
values. So a Design of Experiments methodology was
used for optimization of process parameters for making the
films. The following five factors were chosen to be
investigated and a Vz fractional factorial experiment was
run.

The responses measured were thickness, sheet
resistance and resistivity. The results were analyzed using
the minitab software, and after doing the Yates anova
analysis, the optimum parameters obtained to get low
resistivity of 220 ~.i≤2cm and good structure were l0sccm
N2, gas pressure of 4mTorr, zero bias, power of 2kW for
time 15 mm.

3. CONCLUSIONS
The optimum conditions for the barrier layer would be
a low pressure, high power, no bias, a slightly high time
deposition. Also N2 flow of about 10 sccm N2 gives an
amorphous phase which would be a good diffusion barrier.
The next phase of study includes deposition of Cu seed
layer followed by electroplating of Cu on the TaN films
and testing the barrier properties by doing PBS analysis.
Also, other barrier materials like TaSiN, which have better
barrier properties would be studied.
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Deconfounding the Effects of Cu and Cr on Perceived Fe Contamination in Si Using
an SPV Technique
Steven V. Nagel
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623

Abstract— The effects of iron, copper, and chrome on
minority carrier diffusion length measurements in p
type, boron doped, silicon were investigated using a
surface photovoltage (SPy) technique. Attempts were
made to reproduce previous results for iron and
chrome, metals which form complexes with boron.
Also an attempt was made to study the effect that
copper contamination would have upon the SPV
results. It was found that the iron results were
r4roducible, FeB could be photodisassociated, and
that the chrome contaminated wafers were not effected
by the photodisassociation, CrB pairs were not broken.
The copper contaminated wafers were found to be
effected by the photodisassociation step, which
significantly reduced the measured diffusion lengths.

1. 1I~TRODUCTION
The need for smaller andlor more efficient
semiconductor devices has led to an increased effort to
reduce, or in some cases even eliminate, impurities in
silicon substrates. Perhaps the most important sect of
these impurities are the fast diffusing metallics that have
energy trap levels in silicon near midgap. These metallics
effectively reduce carrier lifetimes and may also adversely
effect the integrity of gate oxides~. These facts create a
need for an analytical technique that is very sensitive,
requires little sample preparation, and has a quick turn
around time. A tecimique was developed using surface
photovoltage (SPy) minority carrier diffusion lengths in
order to measure iron, perhaps the most common of these
impurities. This technique is based upon the fact that in
p-type, boron doped, silicon; iron complexes with boron.
When the substrate is illuminated, or heated and quick
quenched, these pairs are disassociated. This is often
tenned the activation step. The unpaired iron is a more
efficient trap and the minority carrier lifetime is therefore
reduced. Due to the measurable differences in diffusion
lengths before and after activation, an iron concentration
can be detennined.

Other metals are known to have trapping properties
that may also be effected during the activation step. The
most completely studied of these metals is chrome2.
Chrome also complexes with boron, and when
disassociated becomes a less efficient trap. The clouding
of perceived iron levels due to chrome can be minimized
by using the photodisassociation method instead of the
heating and quick quenching method. This is due to the
fact that the CrB pairs do not photodisassociate as readily
as the FeB pairs. Copper is another metallic contaminant
that that may effect SPV results. After a high temperature
process (above 900°C) and a slow cool, copper tends to
precipitate at the silicon surface. At the silicon-silicon
dioxide interface, the copper does not influence the
diffusion length measurements. After the photoactivation
step, however, the copper reduces the diffusion length.
2.

EXPERIMENTAL

P-type, boron doped, 150 mm, <100> silicon wafers
that had a resistivity between 8 and 12 Ohm-cm; were
oxidized in wet ambient at 950°C to grow a target oxide
thickness of 500 angstroms. The diffusion lengths of the
wafers were then measured to assure that the oxidation
process did not lead to high initial metallic impurity
levels, which would contribute to noise in the experiment.
These wafers were then implanted with iron, copper and
chrome at various doses and combinations of elements.
The energies of the implants were adjusted so that the
peak metal concentration was located at the silicon-silicon
dioxide interface. The wafers were then annealed at
950°C for 45 minutes in nitrogen. Twenty-four hours
after the anneal, the diffusion lengths were then measured
using the SPV technique. A photodisassociation step was
performed next and the diffusion length was remeasured.
After waiting 24 hours for the FeB pairs to reform, the
measurement, activation, and remeasurement process was
repeated.
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3. RESULTS AND DISCUSSION
The initial minority carrier diffusion lengths, after
oxidation and prior to implantation, are given in Table I.
The legend names in this document, M*D*, stand for the
order in which the iron measurements were taken (M) and
the diffusion length before and after activation (Dl and

disassociated and the diffusion lengths dropped further
because the interstitial Fe trap is more effective than the
FeB pair. After the 24 hour recombination period, the
diffusion
lengths
fully
recovered
and
after
photodisassociation returned to the same level as observed
in Figure 1.

D2). Measurement one (MiD 1 and M1D2 were prior to
implantation, all others are after implantation and anneal.
Table I: Initial screening for [Fe], post oxidation.
Wafer #

M1D1 (urn) M1D2 (urn)

Initial [Fe]
(cm’)

SPV-13201

419

319

4.34E+l0

SPV-13202
SPV-13203
SPV-13204
SPV-132 05
SPV-13206
SPV-13207
SPV-13208
SPV-13209
SPV-132 10
SPV-132 11
SPV-132 12
SPV-132 13
SPV-132 14
SPV-132 15
SPV-132 16
SPV-132 17
SPV-132 18

426
430
429
428
430
431
431
430
429
428
429
431
434
435
433
428
428

360
365
363
362
366
364
366
362
362
359
362
363
365
365
364
361
360

2.32E+10
2.20E+10
2.26E+10
2.28E+10
2.16E+10
2.27E+10
2.19E+10
2.33E+10
2.31E+10
2.42E+10
2.31E+10
2.32E+10
2.31E+10
2.33E+i0
2.32E-i-10
2.33E+10
2.37E+10

.

All of the wafers used for the experiment had a
background iron concentration of less than 5.OE+10
atoms/cm3. This concentration was calculated using
Equation 1 which defines the relationship between the
change in diffusion lengths and iron concentration3.

Equation 1: Calculation of [Fe] using SPV diffusion
lengths before and after activation.
Fe(crn~)= 1.05x10’6 (L12 —L22)

A. Iron Analysis
Diffusion lengths of the wafers implanted with iron
decreased dramatically. This was expected because the
FeB complex is a fairly effective trap. When the wafers
were exposed to light during the activation step, the pairs

Diffusion Length vs. Implanted Fe Dose
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Figure 1: Diffusion lengths of Fe implanted wafers before
and after activation, prior to and proceeding a 24 hour
recombination period.
The corresponding diffusion
concentrations are given in Table II.

lengths

and iron

Table II: Fe dose and resulting [Fe] calculated.
Fe Dose M2D1 M2D2 M3D1 M3D2
(crn2) (urn) (urn) (urn) (urn)
IE+11
202 58.8
202 58.9
5E+11
85.8 25.7 85.8 25.6
IE+12 63.6 20.8 63.3
20.6
1E+11
194 55.8
193
55.8
5E+1i 84.2 25.3
84.0 25.2
1E+12 63.3
20.6 63.0 20.5

[Fe]
(cm~)
2.77E+12
1.46E+13
2.21E+13
3.09E+12
1.50E+13
2.23E+13

These values for the observed iron concentrations are
slightly higher than would be expected at these doses by
approximately a factor of two. The wafers used were
approximately 675um thick so the resulting concentration
should have been i.48E+12 cm3 for the lowest implanted
dose. The calculated [Fe] of 3E+12 cm3 indicates that the
implant dose was actually 1.87E+i 1 cm2 opposed to the
targeted dose of 1E+l 1 cm2.

B. Chrome Analysis
The diffusion lengths of the Cr implanted wafers were
reduced after photodisassociation. The diffusion lengths
for each chrome dose are summarized in Table III.
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Table ifi: Diffusion lengths of chrome implanted wafers
before and after photodisassociation.
Cr Dose M2D1 M2D2 M3D1 M3D2
[Fe]
(crn2) (urn) (urn) ~ .~!!!!!)
(crn~)
1E+11
403
281
402
281 6.80E+10
5E+11
396
257
394 257 9.13E+1O
1E+12
396
253
392
252 9.70E+1O
1E+1l
407
278
405
279 7.09E+10
5E+11
401
249
398
250 1.02E+11
1E+12
404
268
400
267 8.17E+10

The amount of chrome implanted into the wafer does
not track with the perceived iron concentration. If the
CrB pairs were disassociating, the diffusion length should
have increased with chrome dose. Also, by comparing
M2D1 to M3D1 in Table III, it can be seen that the
diffusion lengths fully recovered after the twenty four hour
recombination period. Which is not long enough for CrB
pairs to reform2. Therefore the “iron” that is calculated
using the SPV method is believed to be iron that was
contributed by the implantation process.

Table IV: Summary of copper implanted wafer diffusion

lengths.
Cu
Dose

M1D1 M1D2 M2D1 M2D2 M3D1 M3D2
(urn)
(urn)
(urn) (urn)
(urn) (urn)

(cm2)

1E+11
5E+11
1E+12
1E+11
5E+11
1E+12

431
434
435
433
428
428

363
365
365
364
361
360

424
426
433
426
412
414

344
316
187
348
317
192

406
372
208
412
370
215

341
301
165
345
306
171

Diffusion lengths of the copper implanted wafers did
not fully recover after the recombination period. The level
to
which
the
diffusion
length
drops
after
photodisassociation is dependent upon the copper implant
dose. The level to which the diffusion length recovers is
attributed to iron because it’s not dependent upon the
copper dose. This data is summarized in Table V.

Table V: Summary of copper effect on perceived [Fe].

C. Copper Analysis
During the SPy testing sequence, wafers implanted
with copper reacted very differently than either chrome or
iron implanted wafers as can be seen in Figure 2.
Diffusion Length vs. Implanted Cu Dose
~,

450
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$

A

.!~ __350
~ ~300
~ ~250
200
~
150

•M201
~M2D2

I

AM3D1

Cu Dose
(cm2)
1E+11
5E+11
1E+12
1E+11
5E+11
1E+12

Initially
Cu Induced Actual [Fe]
Perceived
[Fe] Error
(crn3)
[Fe] (crn3)
(cm3)
3.03E+10
5.29E+09
2.50E+10
4.73E+10
1.80E+10
2.93E+10
2.44E+11
1.87E+11
5.76E+10
2.88E+10
4.00E+09
2.48E+10
4.26E+10
1.48E+10
2.78E+10
2.24E+11
1.66E+11
5.77E+10
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Figure 2: Diffusion lengths of Cu implanted wafers before
and after activation.
The copper does not effect the initial diffusion length
(See Table IV or Figure 2) which indicates that either the
copper in it’s current form is not a very effective trap or is
located at the surface where it would not be seen using
SPV. However the ability to see an effect of copper after
photodisassociation indicates that the iron must already be
in the bulk. That is because it is highly unlikely that a
light pulse would inject copper atoms from the surface
into the bulk.

To achieve a better understanding of the surface to
bulk concentration variations, the standard plot used to
extract diffusion length by SPV was expanded to include
more measurements at varying wavelengths. Shown in
Figure 3 is one such plot for the wafer with the highest
copper implant dose.
Figure 3 shows that there is a slight increase in
copper concentration near the surface (indicated by the
slight curving near the zero point). However this is not
enough to significantly effect the resulting diffusion
length that is inferred from the plot.
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[2] K. Mishra, “Identification of Cr in p-type Silicon
Using the Minority Carrier Lifetime Measurement by the
Surface Photovoltage Method,” AppI. Phys. Lett., 68 (23),
3 June 1996.
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Photovoltage Monitoring of Heavy Metal Contamination
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Figure 3: Intensity divided by SPV vs. inverse absorption
at varying intensities.
Taking all of this information into account, it appears
that copper, already present in the bulk of the silicon, is
being somehow altered during the photodisassociation
step to form a much more effective trap. It is possible,
however, that more than one trap is formed during this
activation since the diffusion lengths measured do not fit
the same type of equation as iron to arrive at a
contaminant concentration.
Another measurement
technique, such as deep level transient spectroscopy
(DLTS), will need to be used to determine exactly what
trap or traps are formed.
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4. CONCLUSIONS
Surface photovoltage is a fast and reliable way to
determine iron contamination levels in p-type silicon.
Chrome levels appear to have little effect upon diffusion
length measurements and do not cloud iron results when a
photodisassociation step is performed to break FeB pairs.
Copper concentration has an effect upon the perceived
iron concentration in a sample and has the ability to lead
to erroneously high results. A second measurement made
after a 24 hour iron and boron recombination period, leads
to a more exact iron measurement.
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The Effect of Fluorine on Boron Diffusion
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Abstract

The role of fluorine in a BF2 implant has
been investigated by implanting BF2, B alone and
different combinations of B and F at equivalent
implant energies. Each combination was designed to
test for something, such as the effect of fluorine after
B was implanted or the F damage before B was
implanted. The wafers from each group received a
spike anneal at 1075°C. The resulting boron profiles
after implant and after spike anneal were obtained by
SIMS analysis. Sheet resistance was measured and
compared with the values calculated from the
profiles. The junctions with boron implant had the
smallest sheet resistance whereas those obtained with
boron implant following F implant had the largest
sheet resistance. The SIMS profiles supported these
results. The profiles do suggest that the presence of
fluorine reduced the transient enhanced diffusion of
boron.
—

1 .INTRODUCTION
MOS devices are shrinking in lateral dimensions,
leading to the need for ultra-shallow source/drain
junctions. These depths are projected to be less than
500A for O.18)iIn and beyond technology nodes. Tl~e
technology to produce these ultra-shallow junctions with
low sheet resistance has yet to be fully developed. The
implant techniques used currently need to be modified to
get junction depths that shallow. These modifications
include low energy implants, pre-amorphization of the
substrate to minimize channeling, dopant activation by
spike anneals or at low temperatures andlor minimize
transient enhanced diffusion (TED). Transient enhanced
diffusion is due to excess interstitials caused by the
implant damage. At the end-of-range, where the damage
from the implant meets the ciystalline structure, the
interstitials occur and may cause the TED of dopants
further into the substrate increasing the junction depth.
This is particularly a concern for boron.
To minimize this effect, BF2 is commonly used to
introduce boron into silicon. The main advantages in
using BF2 include reduction in channeling due to
amorphization of the surface, being heavier than B so it
doesn’t travel as deep into the substrate and low

temperature dopant activation by SPE (solid phase
epitaxy) also due to amorphization. Another benefit of
using BF2 is that the beam current is higher in BF3
gaseous source, therefore shorter implant time are made
possible for heavy doses..
A cited paper shows a BF2 ion implantation
(compared to a B implant) produced a higher sheet
resistance due to shallow junction depths [8]. This
seems to be a common theme in other related papers.
Many try to propose explanations to this phenomenon
including the following. One found that the diffusion
and interstitial population was consistently lower in the
BF2 implant compared to the B implant. This was
attributed to residual F, increased stability of end-ofrange defects, and the effect of amorphization on B
clustering reactions. [4]. Another paper attributed it to
lower energy. It claimed that it was one of the benefits
of lowering the energy because of mobility reduction,
retained dose and the fluorine depletion from the
substrate. [2]. Some cited authors propose that the
reduction in diffusion is due to a smaller concentration of
interstitials. Although there has been much research and
many proposed theories, there has been no final answer
as to why fluorine retards boron diffusion.

2. EXPERIMENTAL DESIGN
The implants were done using 8-inch, n-type wafers
1 ohm cm. All the implants were
done at Texas Instruments, using the LEAP in drift mode
(no deceleration). The wafers were implanted for a total
of six different splits. The first split was a BF2 implant
at a dose of 5E14 cm2 at an energy of lOkeV. This was
the implant that was to be studied. The second split was
a B implant at a dose of 5E14 cm2 at an energy of
2.2keV. This was the equivalent energy for B [(11/49)
of BF2 energy]. The third split was F implanted at a dose
of 1E15 cm2 at an energy of 3. 9keV and then B
implanted second at a dose of 5E14cm2 at an energy of
2.2keV (ratio of 2:1). This was done so the F could pre
amorphize the substrate before being implanted with B.
The fourth split was implanted with F at a dose of 5E14
cm2 at an energy of 3. 9keV and then was implanted with
B at an energy of 2.2kev and a dose of 5E14 cm2 (a ratio
of 1:1). This was done to study the extent of damage

with a resistivity of
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fluorine causes to the substrate and how it effects the
junction. The fifth split was implanted with B at a dose
of 5E14 cm2 at an energy of 2.2keV and then implanted
with F at a dose of 1E15 cm2 at an energy of 3.9keV (a
ratio of 1:2). This was done to study the effect of F on
Bboron diffusion.
The sixth and final group was
implanted with F only at an energy of 3. 9keV at two
different doses (5E14cm2 and 1E15 cm2). This was
done to study just the damage caused by F in silicon.
There were three wafers in each group except for the
last one listed (this split only had two). After the
implants, one wafer from each of the first five groups
received a spike anneal at 1075°C (done using a laser
pulsed for almost zero time). Table 1 shows the detailed
experimental design for each wafer.

The sheet resistance was measured using four point
probe for each group following the spike anneal and
SIMS analyses were perfonned for both as-implanted
and annealed samples at Charles Evans & Associates.

3. RESULTS

A. TRIM Simulations
Figures 1 and 2 show the simulated profiles for F
(3 .9keV) and B (2.2kev) respectively. Each shows a
projected range of around 1 bA, which is an
underestimate. This is because TRIM does not take into
account secondaiy effects such as channeling
backscattering, or dynamic annealing.

Table 1: A description of each wafer implantation
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B. Sheet Resistance
The measured sheet resistance for the different
combinations is given in Table II.
Table II
The calculated and measured sheet
resistance (plus standard deviation) for the different
implant splits.
—

Species
BF2
2F+B
F+B
B
B+2F

R~-meas.

S.D.— meas.

R~-calc.

(≤2/sg)

(%)

(filsg)

390
417
380
363
389

1.0
0.9
1.3
2.3
1.7

376.2
394.1
363,1
328.3
328.0

B. SIMS Results
The SIMS plots for different samples are shown in
Figures 3-6. Figure 3 shows the boron profile after the
spike anneal for BF2 implant. The comparison between
BF2 and B implant shows that the B implant travels
much further into the substrate (Figure 4). The B + 2F
implant vs. 2F + B implant shows that the B + 2F
implant travels deeper into the substrate. This is shown
in Figures 5 and 6, the latter having a shallower slope.

DEPTH (A~p1H,$)

DEPTH (A~

Figure 3 .-6. SIMS plot showing boron profiles
for various implant conditions following spike
anneal at 1075 C.

Tm

Tm

Tm
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4. DISCUSSION
The Sheet resistance was calculated from the boron
profiles using the relation
R=

1

(1)

where the x position is taken from the SIMS results at
every other Angstrom, starting at 2A into the substrate.
The doping at each of these x positions, CA(x) is also
obtained from the SIMS analysis. The mobility is
calculated using the doping value (at each x value) from
the following equation
p p =54.3+ 1+3.745E_~18*CB(x)

(2)

The integral in the sheet resistance calculation goes
until the junction depth is reached. This depth is taken
when the doping dropped down to 1E16 cm3. These
calculated values are listed in Table II. The calculated
sheet resistance is a little lower than the measured sheet
resistance for a few possible explanations. There could
be inactive dopant in the junction, which differs because
the calculation assumes that all the boron in the profile is
electrically active. Other reasons could be that the
depletion region is not taken into account or that the
mobility model assumed may not by accurate.
The table shows that the boron implant gives the
smallest sheet resistance (363 OJsq). This is because
channeling and transient enhanced diffusion causes
deeper boron penetration. The highest sheet resistance
(417 ≤2Jsq.) was measured for the 2F + B implant. This
is due to the pre-amorphization caused by the fluorine,
which prevents channeling and produces shallower
junctions. The F + B implant gives a sheet resistance
value in between the BF2 implant and the B implant (380
QJsq.). This shows that the fluorine does help reduce the
the TED of boron and that the more implanted (up until a
certain limit), the more reduction seen in TED and
junction depth. The B + 2F implant shows a similar
sheet resistance value as the BF2 implant. This shows
that the fluorine has a chemical influence on the boron
diffusion. This finding was also reported in another cited
paper [3]. This showed that fluorine effect on TED was
independent of the effects of the implant and any pre
amorphization (reduction of channeling) that may occur.
Another experiment showed that fluorine accumulated
near the surface and end-of-range defects. The paper
tried to explain the retardation of boron diffusion by
saying that the interactions of F with the defects reduced
the number of interstitials in the substrate. [6]

Another study tried to determine whether the
influence of fluorine was chemical or damage related.
To eliminate the damage factor, the substrate was pre
amorphized before the implant to see if fluorine still
played a role in the boron diffusion. A chemical effect
was determined to occur. Some possible explanations
given in this paper were (1) F may bind with Si
interstitials chemically and reduce B diffusing using
them, (2) F may bind with B at low temperatures,
preventing boron to form a mobile pair with an
interstitial and (3) F may enhance interstitial
recombination reducing the number of interstitials in the
substrate for the boron to diffuse through. [7]. These are
just a few of the many possible explanations found in the
cited works of how fluorine effects the diffusion of the
boron (chemically).

5. CONCLUSION
The effect of fluorine on boron diffusion has been
studied. From the results, B gave the smallest sheet
resistance. This is because channeling and TED caused
deeper boron penetration. The combination of 2F + B
gave the largest sheet resistance. This is due to the
fluorine causing pre-aniorphization, which prevents
channeling, therefore producing a shallower junction.
The group iF + B gives smaller sheet resistance than BF2
but larger than B alone. This shows that fluorine does
help in reducing TED and the more implanted (up until a
certain limit) the more reduction seen in TED and
junction depth. The final observation is that the sheet
resistance for B + 2F is similar to BF2. This shows that
the fluorine has a chemical effect on boron diffusion
because the damage part of fluorine does not come into
play.
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RIT Process and Device Simulation with Microtec
Charles R. Overbeck
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623

Abstract— Microtec, a diffusion-drift model simulator
by Siborg Systems, Inc., was used to simulate RIT’s
process for a 2-micron NFET (Long Channel), a scaleddown NFET (Short Channel), and our new advanced
CMOS Process NFET. The accuracy of the simulator
was tested with voltage threshold curves, sub-threshold
characteristic tests, potential distribution plots, doping
profiles, and oxide growth measurements. Microtec
proved to be able to easily model RIT’s device
performance and process characteristics with only a
small amount of modification.
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I I
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~
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____________
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Merge
File

Electrical
Simulation File

Figure 1

1. INTRODUCTION
The purpose of the experiment is to investigate the
performance of the Microtec Simulation tool from Syborg
systems to verify the 2jim NFET process developed and
manufactured at RIT. Initial investigation was difficult
due to some of the limitations of the tool, but once a
workaround was discovered work progressed quite well.
The majority of the problems centered on the fact that
Microtec will only simulate one oxide growth per section
of the device. This made it very difficult to accurately
model the process because even the implants are done
through a screening oxide to achieve the proper profile and
projected range. It was detennined that the best method to
model the devices was to break them up into three
individual regions. The first region was the channel region
which had the gate oxide growth on it and was not
subjected to the VT adjust implant. The second and third
regions where very similar. The only difference is the
drain is oriented around the x=2.5iim and the source is
oriented around x~0lIm. Both the drain and the source
regions were simulated with the Kooi oxide growth and
then implanted with the VT Adjust implant.

These three sections were combined as illustrated in
Figure 1. The second step is the merge file, which
combines all three of the process simulations. The third
and final step defines the parameters in order to perform
the electrical simulations.
2. Oxide Growth Measurements
Microtec doesn’t calculate the oxide grown at the
surface of the silicon. The value for the oxide grown was,
instead, calculated by the amount of silicon consumed at
the surface divided by 0.44. Figure 2 below illustrates the
amount of oxide grown and the bird’s beak.

Figure 2

Simulation showed a wet oxide growth result for the
Filed Oxide of 11 102A compared to a target of i0000A.
For the Kooi oxide the result was lO6lA versus a target of
i000A. The dry oxide growth of the gate oxide showed a
very similar trend in the results with 536A in simulation
against a target of 500A.
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3. RIT “FACTORY NFET”
The process details for the RI’T “Factory NFET” can be
found in reference [1]. The gate oxide thickness was 532A
as indicated in part 2.

Annual Microelectronic Engineering Conference, May 2000

drop in doping at approximately .75~.tm from the silicon
surface and then a return to the substrate concentration of
1016 ions per cm3.

B. Voltage-Threshold Calculation

A. Doping Profiles

:~

.~

0.8.
ye
Figure 5
Figure 3
Figure 3 shows the net doping concentration as a
contour plot for the x (across the device) and y (into the
substrate). The differences in color represent a decade of
change in the Doping concentration. It is clear from this
contour plot that the Channel length of the deviöe is about
2iim. This device for purposes of easy reference will be
referred to as the RIT “Factory NFET” from now on.

The threshold voltage was calculated by extrapolating a
line tangent to the linear portion of the drain current vs.
gate voltage and recording its intersection with the Vg
axis, as illustrated in Figure 5. The simulated VT for the
RIT “Factory NFET” was 1 .22V versus a target of 1V.
The most likely reason for the discrepancy was the amount
of oxide charge was estimated below that of the devices
created in our Factory.

C. Family of Curves
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Figure 4 is a 1 -D profile of Net Doping concentration
versus Distance into the substrate at the point where the
ellipse is in Figure 3. This plot was taken after the
drainlsource implant for the device and it clearly shows the

.

.

l.OV

Figure 6
The “family of curves” in Figure 6 illustrates the long
channel behavior of the device. The early voltage was
measured to be greater than 1200VI. The graph was
obtained by applying a fixed voltage to the gate (indicated
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by the Vg column to the right of the graph) and then
ramping the voltage from 0 to 5V on the drain while
measuring the current on the drain.

this experiment was to test the hypothesis that a scaled
down device would not perform adequately. In order to
produce working devices at O.8-O.5jim, there would be a
need to design a new process.

D. Sub-Threshold Characteristics
B. Voltage Threshold Calculation

7.
___________ -I

24
Decades

/
.~

.

$

.

03V
1.

Figure 7
The sub-threshold swing in Figure 7 was modeled to be
about 125mV/dec. An ideal device would be about
lOOmV/decade.
The off-state leakage current was
estimated at 10.14 AJjim. This estimation does not take
into account reverse bias junction leakage for the device,
which would dominate with the gate voltage near 0 volts.

4. SCALED-DOWN NFET
A. Doping Profiles

Figure 9
The threshold voltage for the scaled-down NFET was
calculated in the same manner as was used for the RIT
“Factory NFET”. The value was 0.97V as can be seen in
Figure 9. The most likely reason for the reduction of the
threshold voltage from that value of the RIT “Factory
NFET”, was due to VT Roll off.

C. Family of Curves
Vg
2iV

,L~75V

1 A~25V
1~5V

~O~5V
Figure 10
Figure 8
The laterally scaled NFET has a channel length of
0.5jim as illustrated in Figure 8, but is otherwise identical
to the RIT ‘Factory NFET”. The junction depth remained
.75 p.m and the oxide thickness was 532A. The design of

The family of curves in Figure 10 shows a much worse
state of affairs. The extreme slop of the curves is due to
channel length modulation and the Early voltage was
extrapolated to be 2.1V~.
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D. Sub-threshold Characteristics
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B. Voltage Threshold Calculation
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Figure 11
In Figure 11 it is clearly evident that the scaled-down
device has serious problems. The RIT “Factory NFET” is
included for comparison purposes. The Sub-threshold
swing of the scaled-down NFET was calculated to be

approximately 7.5 V/decade. The off-state current was
simulated at 106 Amp per jim. Again it is important to
note that this calculation doesn’t take into account reverse

The threshold voltage for the RIT Sub jim CMOS was
calculated in the same manner as was used for the JUT
“Factory NFET”. The value was 1.02V as can be seen in
Figure 13 versus a target of 1V.

C. Family of Curves

bias junction current, but it offers a significant contrast to
the Long channìel device.

5. RIT’s SUB ~im CMOS

A. Device Structure
NMO~FE~

PMOSFET

Figure 14
The family of curves in Figure 14 indicates a much better
performing structure than the scaled-down NFET. Channel
length modulation is still present in the device but has been
reduced yielding an Early Voltage of approximately 20VI.

D. Sub-threshold Characteristics
From the results of the Scaled-down NFET it is clear
that a new process needs to be designed for RIT to produce
working devices with channel lengths of O.8-O.5jim.
Extensive credit needs to go to Suraj Bhaskaran for the
figures and results in this section. Figure 11 illustrates a
2D cross section of this newly designed NFET and PFET.
Some of the features of this new process include a Dual
well, LDD structures, 150A Gate oxide, Titanium Salicide
contacts, 14 Thermal steps, 7 implants (but no VT Adjust
implant).

Figure 15
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Figure 15 illustrates the improved sub-threshold swing of
approximately lOOmV/decade. This combined with the
off-state leakage current of about i(i’4 AJpni, illustrates
the benefits of the new process that was designed for
devices of this size.

6. CONCLUSION
Microtec is a very capable simulator that correctly
reflected the results consistent with the RIT fabrication
plant. In order to move from the original 2um NFET to a
O.8um-O.Sum NFET simulation verified it is necessary to
design a new process. The new Microtec release due this
summer will allow for even more accurate process and
device simulations.
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The Beneficial Effects of Thin Film Stress in the
Fabrication of a MEMS Device
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Abstract-- Microelectromechanical systems (MEMS)
are playing an increasing role in the semiconductor
industry today. The modeling and manufacturing of
mechanical devices on a microscopic level have made
their way from the area of singularly fabricated devices
for research into the bulk processing of the commercial
market Many of these commercial devices are of the
optical variety. And there has also been successful
work done in combining integrated circuits with
MEMS. Presented here is a process for the fabrication
of an optical device called a microshutter.
The device consists of a moveable electrode
constructed of a stack of Si02/AIISiO2. The key to the
successful micromachining of this device lays in the
stress characteristics of the stacked layer. The physical
qualities and methods of obtaining these stresses will
also be discussed.

1. INTRODUCTION
A microshutter is a MEMS actuator that is capable of
rolling a stacked layer of thin films into itself and unrolling
it. This device may be used in regulating the transmission
of light waves passing through an underlying substrate.
It’s practical applications lie in the field of electric display
devices. The function of the microshutter will be
discussed first, however.
The central aspect of the microshutter is a stacked layer
of sputtered thin films. A layer of Si02 / Al / Si02 is
patterned to created a long rectangular “shutter” attached
to a contact (image 1: appendix).
This layer will remain curled in on itself during the off
state when there’s no external voltage applied to the device
(image 2: appendix). This is due to the interaction of
stresses in the different layers. When a voltage is applied
to the device the layer rolls out just like a window shutter
unrolls. Through control of the voltage it is possible to
determine the rate of the curling and uncurling of the

ultraviolet light, and an array of shutters would then
regulate when this light was allowed to pass. The
placement of color filters above certain arrays of
microshutters would then allow the microshutters to
control what color was viewed [1].
There are many issues involved in producing a
successful microshutter. The most crucial is obtaining the
correct stress characteristics in the thin film stack. This
device utilizes a lower Si02 layer with compressive stress
and a middle Al layer with tensile stress.
Compressive stress is the application of a force that
squeezes a member together. In semiconductor processing
this will cause a thin film to buckle and look like a bubble
or dome from above [2].
Tensile stress is the application of a force that pulls a
member apart. This is normally seen as cracking or lifting
in thin films [2].
Both of these stresses are necessaiy for a functional
microshutter. And they must be present in a substantial
amount.

Stiction is another important issue that must be
considered when making the device.
When the
microshutter is unrolled it will be making contact with the
surface beneath it. The microshutter must not become
stuck to the substrate; or else the device will be ruined.
The last problem to be discussed here is the charge
transfer between the upper electrode and the lower
electrode. When the stacked film that makes up the
microshutter is at rest in the off state there is no voltage
applied to it and charge transfer is not an issue. However,
when a voltage is applied and it unrolls the close proximity
to the lower electrode allows for charge to be lost.
This reduces the voltage on the upper electrode, and
the electric field is weakened. Consequently the electrode
will prematurely drift upward out of its rigid on state.
The fabrication of a microshutter and the crucial steps
to combat the previous issues is presented here.

microshutter.

In order to utilize the microshutter in an electrical
display there must be arrays of the devices fabricated.
These arrays would be assembled on top of a glass
substrate. The substrate would pass either white light or

63

18th

Brown, J.

2. PROCEDURE
A. Design
Numerous variations of microshutters were included in
the overall design. There were three groups of identical
arrays that consisted of eight rows of eight square
microshutters (metal: appendix 2). There were also three
other groups of differing arrays.
One contained
rectangular microshutters, and another consisted of
couplets of thin rectangular microshutters. The final array
was composed of hammerhead shaped microshutters.
There was also a number of individual microshutters
that were designed. They were all taken from the molds
used for the microshutters in the arrays; there were
squares, rectangles, hammerheads, and coupled rectangles.
The layout for the overall design of the microshutter
involved six separate masks for four levels (appendix 2).
The first level was a layer of silicon oxide that was
patterned with the Top Contact Window mask for a contact
to the lower electrode. The second level was a layer of
aluminum that was patterned with the Contact mask in
order to provide protection for the aluminum contact with
a coating of photoresist.
The third level was a sacrificial layer that would
remain underneath the microshutter. The third layer was
defined with both the Active mask and the Dimple mask.
The Active mask was used in order to define the size of the
sacrificial area, and the Dimple mask was used patterned
long thin lines into the sacrificial layer
The fifth mask, Metal, was used to patterned the
microshutter onto the stacked film of Si02 / Al / SiO2. And
the final mask, Contact Window, was used on the same
level in order to provide a contact to the upper electrode.

B. Processing
The problematic issue of charge transfer from the
lower electrode to the upper electrode was the simplest to
correct. The growth of ioooA of Si02 was used as an
insulating layer between the lower electrode, which in this
case was the substrate, and the upper electrode, the stacked
thin films
Following the oxide growth patterning of a contact to
the lower electrode was performed using the Top Contact
Window mask on the GCA 6700 g-line stepper. The
program used was MEMS 1\TRENCH. The contact to the
substrate was etched, and the wafer was then sputtered
with a layer of aluminum.
This layer was patterned with the Contact mask using
the MEMS1\ACTIVE program. The aluminum was
etched in order to define a contact, and the exposed
photoresist was left on the wafer in order to protect the
aluminum contact from damage in later steps.
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Spin coating a sacrificial layer of Shipley 812
photoresist was next. This layer was exposed first with the
Active mask, using the MEMS 1\METAL program. It was
then exposed again before development of the first
exposure with the Dimple mask, using the
MEMS 1\ALIGN program.
The patterning of the “dimples” in the sacrificial layer
was done in order to combat the issue of stiction with the
device. Lines running the length of the patterned
sacrificial layer were created in order to reduce the contact
that the bottom layer of the stacked thin films would have
with the oxide layer. Exaggerated cross-sections of this
layer are shown in appendix 1.
The “dimples” also provide the added effect of
strengthening the stiffness of the stacked layer. This aids
in preventing it from curling perpendicular to the direction
that it is intended to roll up in [1].
The sputtering of the stacked film followed the coating
of the sacrificial layer. The desired thickness for each
level of the stacked layer was 300A. The Si02 / Al / Si02
layer was sputtered in a Perkin-Elmer X-Randex Model
2400. Both of the silicon oxide layers were sputtered at
700W for 4 minutes with an argon flow of 30sccm at
l0mTorr of pressure. The aluminum was sputtered at
100W for 5 minutes with an argon flow of 60sccm at
5mTorr of pressure. These recipes were run in order to
obtain a compressive stress in the silicon oxide layer and a
tensile stress in the aluminum layer.
Following the sputter the wafers were patterned with
the second mask set using the Metal mask with program
MEMS1\TRENCH. This defined the shape of the
microshutters. A contact to the upper electrode of the
stacked films was then exposed onto the layer before the
previous pattern was developed. This was done with the
Contact Window mask, using program MEMS l\ACTIVE
on the GCA 6700 g-line stepper. The patterns were then
developed in the photoresist and the stacked film was
etched in phosphoric acid.
As in most MEMS devices the removal of the
sacrificial layer is an important step and also the last step
performed. The photoresist that still remained on the
wafer, following the etching of the stacked layer, was the
sacrificial layer beneath the nticroshutters and the covering
of the aluminum contacts to ground.
These patches of photoresist were removed using an 02
plasma in an asher for ten minutes.
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3. RESULTS
The sputtering of the silicon oxide resulted in ~ooA for
both the top and bottom layers. While there was 300A of
aluminum sputtered. The characteristics of these thin films
are shown below:
Material

Average

Maximum

Stress

Stress

Center
Stress

Si02

-18MPa

-115MPa

-7OMPa

Al

126 MPa

235 MPa

147 MPa

The negative signs are used to denote the compressive
stress of the silicon oxide, and the tensile stress is valued
as positive.
The wet oxide growth for the insulation layer resulted
in 1180A of Si02.

4. DISCUSSION
The increased thickness of the insulating oxide layer
was not a serious problem, since the insulating layer is not
crucial to the function of the device. However, the
increased thickness of the Si02 presented a difficulty.
The process used for depositing the silicon oxide did
not provide a large compressive stress. Therefore the
addition of weak silicon oxide would only help to prevent
the microshutter from curling up when the sacrificial layer
was released.
Possible modifications could be made to the recipe for
the sputtering of the Si02 in order to increase its
compressive stress. One method would be to bombard the
surface of the silicon oxide with ions. The momentum
transfer from the ions to the SiO2 atoms would move them
into closer proximity with each other. This would result in
a compressed state for the film once the growth was
completed. This method is known as “ion peening” [3].
Another method that could be used to create a higher
compressive stress would be to add material beneath a
deposited layer. Chemical reactions that occur during the
deposition process could produce this stress if they were
reacting for some time beneath the growth surface of the
thin film. When the growth surface rises and the thin film
begins to harden the extra material would cause the
compressive stress beneath it. This is typically performed
in a poor vacuum with oxygen purposefully added as a
background gas in order to cause oxidation [3].
Another difficulty in the process besides obtaining the
correct film stress was the simple alignment of masking
levels. The program recommended for use with the mask
set was CMOSMIXA.FAC, however the alignment marks
were not located in the same place for this mask as they
were for the masks used with the CMOSMIXA.FAC
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program. The MEMS1 program was able to find the
alignment marks though.
Therefore large amounts of time were spent on simply
trying to align subsequent levels of the device. Significant
X and Y alignment errors were evident on the second
level, though the following levels aligned correctly with
the second level.
The main result of this was that the contacts to ground
were made thinner due to the protective coating of
photoresist being offset. There were also a number of
sacrificial layers that did not line up correctly with the
microshutters patterned in the stacked film that was
deposited on top of them.

5. CONCLUSION
The microshutter was unable to be manufactured
successfully due to the weak compressive stress of the
Si02 layer and the increased thickness of this layer.
Alignment issues with the GCA 6700 g-line stepper also
prevented the successful placement of many devices.
The design and implementation of a process, along
with the difficulties found, for this device have left it as a
good project for future work. Possible enhancements
would be fabricating the device on a glass substrate and
adding the color filters as previously discussed.
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Investigation of Silicon Etching Effects for Monolithic Integration of
MEMS with CMOS
Matthew J. Daniello
Microelectronic Engineering
Rochester Institute of Technology
Rochester, ~NY 14623
Abstract— Monolithic integration of CMOS and
MEMS is quickly proving to be a viable asset to
current complex structures. However, synthesis of
these technologies has proven to have multiple
processing obstacles. Depending on the method used to
create these devices, the hurdles include the effects of
silicon etching and high temperature processing. For

this experiment, previously processed CMOS wafers
were obtained and a trench was etched into the silicon.
“Family of curves” plots of the working CMOS wafers
were taken before and after processing to study any
changes in ‘D~ Results have shown that the processing
of this integration will effect the family of curve plots,
however this was not concluded as a result of a small
sample size.

1. INTRODUCTION
Complementary Metal Oxide Semiconductors (CMOS)
transistors are playing a dominant role in today’s society
ranging from basic to complex structures. With the
processing ideas behind CMOS transistors, a new idea
about shrinking macro-mechanical devices was created,
known as MicroElectroMechanical Systems (MEMS),
including such devices as electro-motors, actuators,
shutters, and more.
As the demand for complex
semiconductor devices increases, there is a need to
integrate MEMS with driving, controlling, and signal
processing CMOS electronics.
This integration promises to improve the performance
of micromechanical devices as well as the cost of
manufacturing, packaging and instrumenting these devices
by combining the micromechanical devices with an
electronic sub-system in the same manufacturing and
packaging process.’ Performance of devices will be better
by reducing impedance’s when testing MEMS sensor
structures by having the system analysis in close
proximity. Today’s systems have the MEMS device in
their own package and subsequently are running wires to
machines, such as Rochester Institute of Technology’s
HP4]45 Analyzer used in the Microelectronic Engineering
department. For example, in the case of transducers which
convert mechanical forces to capacitance energy, it is
important to keep the distance from the transducer to the
analyzing electronics as small as possible. This reduces

stray capacitances and noise due to considerably
deteriorating circuit performance.
In order to integrate these technologies, three different
methods have been developed including CMOS first,
MEMS first, and interleaving. The CMOS first method
was developed by Berkeley researchers, and is used
extensively with Texas Instruments for manufacturing of
their Digital micro-Mirror Devices (DM1)). With this
method, the aluminum metallization of CMOS is replaced
with tungsten so that the circuitry can withstand the
following MEMS processing. However this method has
some processing challenges when processing the MEMS.
One such problem is it requires high temperature
processing to dope and relieve mechanical stress in the
polysilicon layers. The MEMS first approach, developed
by Sandia National Laboratories, is a flexible, modular
manufacturing process for the monolithic integration.
Using this method, a trench is first etched into the silicon
to a certain depth. Micromechanical structures are placed
into the trench and thereafter filled with a sacrificial layer
of low-temperature oxide (LTO). The LTO is then
planarized so that the electronics are placed onto the wafer
without the worry of destroying the MEMS structures, or
thin photoresist stresses from the rough topography. The
interleaving method, used by Analog Devices for their
accelerometers, allows for processing of both the CMOS
and MEMS throughout the entire course of manufacturing.
The only major drawback to this is the rough topography
from the micromechanical devices, which can ultimately
cause larger critical dimensions for the circuitry.
This experiment will combine ideas from the MEMS
first method with the CMOS first method. Working
CMOS wafers will be used and a trench will be wet etched
into the silicon wafer after a protective layer of silicon
nitride is deposited onto the surface. Wet etch solution of
potassium hydroxide (KOH) was used for a couple of
reasons. First is that KOH etching is a well-established
technology dating back to the early 1960’s. Secondly, it is
orientation dependent; and for this case, the etch will be
anisotropic. Thirdly, the non-etched regions can easily be
protected by Si3N4, which is also a well-established
technology at Rochester Institute of Technology.
This type of work offers numerous advantages to RIT’s
microelectronic program. One such advantage will allow
for student designed micromachines to be electrically
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tested, which historically has proven to be problematic due
to poor electrical connections.
Furthermore, the
availability of PMOS, CMOS, and bipolar processes at
~rr would allow the MEMS designer a great deal of
flexibility because a technology could be selected that
easily presents appropriate impedance’s to the
micromachined devices.2

2. PROCESS FLOW
The first part of this experiment was to acquire and test
completed CMOS wafers. To do this, a box of 15 finished
RIT CMOS Gate Array wafers were found and electrically
tested. This first test was used to determine which wafers
still work. This infonnation will also be used to compare
and contrast the wafers when processing in completed.
Figure 1. is a wafer map that refers to the die location of
the tested transistors.
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that are neither numbered or colored. Alignment is not
critical in this stage for this experiment.
A quick plasma silicon nitride etch using SF6 gas is
performed next using RIT’s GEC Plasma Cell. This
machines etches silicon nitride at a rate of 15000/minute.

However, since the desired thickness is 10000, the etch
time should be a third less. Following the plasma etch, a
wet etch in hydrofluoric acid is rendered to remove any
oxide in the etched region followed by an ash to remove
the photoresist.
Now, a quick silicon etch in KOH is performed. The
reason that a quick etch is done is that only a small trench
depth is desired. This depth should not be too deep
because future MEMS processing will be done in this area
and a deep trench will cause unwanted stress on thin films,
such as photoresist. After the etch, the wafers are to be
cleaned in DI-water and finally spin rinse dried. This is to
ensure that the wafers are properly cleaned and will not
continue etching the wafer. Figure 2. shows the wafer
after the silicon etch.

Figure 2. Theoretical look at a cross section ofa die after
the KOH etches. Visible are the oxide and nitride layers
used in masking the non-etched regions.

Figure 1.
Wafer map showing the locations of the
electrical testing (numbered die). The colored blank areas
refer to regions of thickness measurements. The rest are
gate array dies.

The next step in the process is to perform an aluminum
etch on the entire substrate. It is desired to have all the
aluniinum removed as a result of future high temperature
processing. After this, a quick RCA clean is to be
accomplished before a silicon nitride deposition.
However, this RCA clean will not have a HF dip. The
purpose of this clean is to remove any particulates on the
surface that may have been left on the substrate after the
aluminum etch. Therefore, the HPM, APM, and spin
rinser will suffice. It has been determined in previous
experiments that a deposition thickness of 10000 will
satisfy the requirements for later processing.
Photolithography is the next step in the process. This
step will be used to act as a mask when etching the silicon
nitride. However, a hand made reticle is used for this
processing using black tape to block the hv light.
Referring to figure 1, the areas that are exposed are the die

Next, the second photolithography level is done for
contact cut lithography. This step is used to create open
regions for the aluminum to come in contact with the
active area of the transistor. However, the major
difference between this lithography step and the previous
is that a larger amount of photoresist is used to prevent
strealcing. As a result of not filling in the etched silicon
region, the holes must be filled with photoresist, or the thin
resist will streak and cause highly non-uniform coatings.
Another silicon nitride etch is done to create the
contact holes to the active area region. As with the
previous nitride step, the etch time will be short. Again,
after the etch, a quick HF etch is done to remove any
native oxide that may be on the substrate.
An aluminum sputter deposition is next using RIT’s
CVC6O1 sputterer. A low base pressure is desired to
achieve a high level of uniformity on the substrate. To
help attain the low pressure at a faster rate, a preheat of the
system is to be done. The expected thickness of the
aluminum after the deposition is 50000.
The final photolithographic step is now performed to
pattern the aluminum and create contact pads. As with the
second photolithographic level, a large amount of
photoresist is used to prevent any streaking. The wafers
are then put into a wet phosphoric acid to etch the
aluminum at 50°C for two minutes. Plasma etching is not
needed here because the dimensions are so large. The
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resist is then ashed off so that a sinter can be performed. A
sinter is the step that creates good ohmic contact of the
aluminum to the transistor. Sintering is performed in
PIT’s Bruce Furnace at 450°C for 30 minutes.
Finally, all of the wafers are electrically tested again to
determine whether this process will effect the transistors.
Results are compared to the original figures and an
analysis is completed. Figure 3. shows a cross sectional
view of the wafer after processing in complete.

Figure 3. Cross sectional view of the wafer after all
processing is complete.

3. EXPERIMENTAL PROCEDURE
Of the 15 wafers originally obtained, only 5 of them
were working. Additionally, of the 5 that were working,
one wafer broke while flying to remove an identifying
sticker. In addition to the four remaining wafers, 2 more
were used for experimentation or measurements, along
with 3 dummy wafers.
Preliminary research was performed on the first
aluminum etch to determine the length of time. Originally,
the phosphoric bath was heated to 50°C, where the wafers
would etch for 2 minutes.
After a preliminary
investigation, 2minutes of etch time was not enough since
not all of the aluminum was removed. Most of the
aluminum was removed, however a strange pattern was
discovered which showed that the aluminum was etching
faster near the edge of the wafer. This indicated that it is
possible that the aluminum is thicker in the center of the
wafer and didn’t receive a uniform deposition, when
originally processed. It was then determined that a higher
temperature bath of 70°C would remove the aluminum
faster, without ruining the devices. This was concluded to
be true after another test wafer was etched for 45 seconds.
Following a standard RCA clean, a nitride deposition
was performed using the ASM 6” LPCVD. The furnace
was heated to 800°C with a deposition pressure of
36OmTorr. Two separate gases were used during the
deposition, NH3 and SiH2C12.
A new boffle of
dichlorosilane was used in this experiment and was
discovered that the concentration was about half of normal
processing at RIT. To compensate, a longer deposition
time of 35 minutes was calculated to achieve the target
thickness of 10000. However, the deposition rate was
faster than anticipated and an average thickness of 12500
per minute was found.
All photolithography steps were hand coated and
developed. Each step began with a 250°C dehydration
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bake for 2 minutes to insure that there was no water on the
surface for promoting resist adhesion.
Next, the
photoresist, Shipley 812, was applied to the substrates and
spun at 4500rpm for 60 seconds. A 90°C soft bake was
done on the wafers for 60 seconds. Next, the wafers were
exposed using the GCA 6700 g-line stepper for 0.4
seconds. A post-exposure bake was performed at 120°C
for 60 seconds. The wafers were then developed in CD-26
developer. A final hard bake was performed at a
temperature of 125°C for 60 seconds.
A nitride etch was done using the GEC Plasma Cell
using SF6 gas. An etch time of 1 minute was used as a
result of the increased thickness as compared to the
desired. As indicated earlier, the etch rate of this machine
is 15000 per minute and the thickness of the nitride was
12500. The over etch was felt to be okay, and would be
used to make sure that all nitride was removed in the
desired areas. This was the condition for both the etching
steps.
The HF etch step was determined to be a long etch.
Preliminary investigation found that the thickness of the
underlying oxide to be approximately 75000. It was then
detennined that an etch of 25 minutes in length should
clear all areas. Nanospec readings confirmed that this time
was enough.
The silicon etch in KOH was performed at a
temperature of 70°C. Preliminary investigations found
that a 10 second etch would produce a depth of —2pm.
This depth will be too shallow since most
micromechanical structures are larger than this. Therefore,
etch times of 30 and 60 seconds were investigated. After
the etch, the wafers were cleaned in DI-water and spin
rinsed clean.
Sputter deposition was done using the CVC6O1 in the
PIT Microelectronic facilities. The conditions for the
sputter deposition are listed below in table 1.

Condition

Value

Base Pressure
DC Watts
Gas
Sputter Pressure (mTorr)
Preheat Temp. (degrees C)
Preheat Time (mm)
Deposition Time (mm)
Expected Thickness (Ang)

3.60E-05
2000
Ar
4.6
300
20
20
5000

Table 1. Sputter conditions.

The actual thickness of the deposited aluminum was found
tobe68000.
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The second aluminum etch was performed using the
standard recipe of 50°C, however this time the etch time
was found to be 105 seconds. This is believed to be a
result of changing the phosphoric acid, causing a change in
the concentration.
Finally, the wafers were sintered using the Bruce
Furnace at a temperature of 450°C for 30 minutes. A
standard recipe set up by RIT was used in this experiment
without any deviations. After the sinter, wafers were again
tested and compared to the original results.

4. RESULTS AND ANALYSIS
Electrical testing had proven to show that MEMS
processing after CMOS processing does effect the
performance of the transistors. Refer to figure 4, which
shows the results of die #7 of a wafer that received a 60second silicon etch.
The graphs in figure 4 are
representative of all the working transistors. When
comparing the results of the original to the post processing,
the first thing that was noticed was that the I~ value
decreased by a 3x factor. It is believed that this is a result
of the nitride deposition, since it was done at a temperature
of 800°C under vacuum for 35minutes. It is theorized that
this temperature caused the dopants to diffuse further into
the silicon, causing extra resistance. In accordance to
Ohm’s law,

the current will decrease as a result of the increasing
resistance, while the voltage remains constant. The second
thing that was noticed was that the Early voltage (VA) had
decreased after processing. For the transistor listed above,
the VA changed from —25.4 volts before processing to
54.0 volts after processing. The third thing that was
noticed was that the barrier layer had changed causing the

turn-on voltage (VT) to increase. It is believed that this

was caused by a poor sinter, causing poor ohmic contact.
Therefore, an additional sinter was perform and tested
again. Figure 4-c shows the results after the second sinter.
It is noticed that there wasn’t much of a change in the
electrical performance, and it appears that the second sinter
had no affect on the barrier layer. It could be concluded
that this was not a result of a poor sinter but of something
else, however additional testing should be done to confirm
this.
Figure 5 shows an NMOS transistor after the
experiment. The small squares within the larger squares
represent the nftride contact cut, while the larger squares
represent the original contact cut. The difference in size is
a result of the nitride receiving a plasma etch, while the
original cut was done with a wet etch. Also, closer
inspection shows that there was some alignment problems
with this experiment. Figure 6 shows the result of the
etched silicon hole after sputter deposition of aluminum.
The rough topography of the etch is a direct result of the
mask that was made with black tape. It should be noted
that the pattern is part of the gate array device.

—

Figure 5. NMOS transistor after all processing.
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Figure 6. Etch region in the silicon to be usedforMEMS
processing.
5.

CONCLUSION

This experiment is the first of many to come since RIT
is trying to ramp up their efforts in the integration of
MEMS with CMOS. These preliminary results show that
a lot of effort and consideration are needed if the CMOS
first method is to be implemented into practice. Despite
the resulting outcome of the transistor performance, more
experiments need to be conducted to verify the validity.
Additionally, further experiments should also consider
using the MEMS first approach and then compare the
results.
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Process Development for an Anti-Reflective
Micromechanical Modulator
Jason Neidrich
Microelectronic Engineering
Rochester Institute of Technology
Rochester, New York 14623

Abstract- The purpose of this Senior Design project is
to design and develop the process for an Anti-Reflective
Micromechanical Modulator at RIT’s facility, based on
AT&T Bell Laboratories presented device, OFC ‘94).
The device is fabricated using common semiconductor
materials and is used to reflect a laser signal. There
are 2 states of operation: the optically ON state, which
reflects the signal, and the optically OFF state, which
cancels the signal out through destructive interference.
A three-layer mask process was designed on RIT’s IC
Layout software, the levels being the Active, Metal, and
Sacrificial Evacuation areas. The process steps include
4 Lithography steps, Thermal Oxide, LPCVD Nitride,
Spin
On
Glass,
and
Chemical Mechanical
Planarization. Some processing issues that are dealt
with are the CMP of the SOG, the photo patterning of
metal on a planar surface, and the removal of the
sacrificial material/freeing the membrane. The optical
operation of this device is not within the scope of this
project.

1. 1~NTRODUCTION
The Anti-Reflective (A-R) Membrane is an optical
micromechanical device, which has two states of
operation. The optically ON state reflects a laser signal.
The optically OFF state, through destructive interference,
cancels the signal. The anti-reflective membrane is
designed to be one-quarter the signal w’avelength thick,
and the height of the membrane from the substrate is some
multiple of one-quarter wavelength.
The device layout is not a new design. Preston
designed a structure similar to the one used in this paper,
in which he called “Deformable Membrane Mirror Light
Modulator” (MLM) in 1968. His paper was referred to by
a more recent patent from Optron Systems, who’s structure
was based on the MLM in 1995 (US Pat. 5471341). A
competing structure was introduced by Texas Instruments
as being a Digital Micro-mirrored Device (DMD) which
received a patent the same year, 1995 (US Pat. 5457566).
My structure is based on the device presented by AT&T
Bell Labs during the 1994 Optical Fiber Communications
conference, as shown in Figure 1. The potential uses for
the A-R Membrane are projection television systems,

optical computer systems, multispectral infrared target
simulation, and optical communications,
which was AT&T Bell Labs’ use.

Figure 1 AT&T Bell Labs Device[1]

2. MASK DESIGN AND LAYOUT
Using RIT’s IC Layout software, the mask was
designed to have multiple structures with varying
dimensions. These included two, three, and four electrode
devices while varying both membrane and electrode
lengths and widths. Also included in the design were
simple array structures of the two-electrode design. Both
membrane and electrode dimensions varied. Finally on the
device, a Thermal Actuator was designed, with similar, but
the realization of this device was not in the scope of this
project and is left as future work.
The main two-electrode device, with labeled materials,
is shown in Figure 2.

Figure 2
As an example of the varying design, the structure in
Figure 2 varied in Length of membrane (from 2Oum to
200um), in Width of membrane (from lOum to 70 urn), the
width of the electrodes (from 4um to 2Oum) and the Over
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Hang of the electrodes (from 8um to 23um). This was
done similarly for the other device structures.

3. PROCESS DEVELOPMENT
The designed process contains three mask layers, but
requires four photolithography steps (the second step is
used to clear the aluminum from the alignment die for
proper alignment of the metal etch layer). The process
steps are as follows:
1.
2.
3.
4.
5.
6.
7.
8.
9.

p-type starting substrate
Standard RCA clean
Thermal Oxide growth -4000A
Nitride Deposition ~-4000A -CMP barrier
Photo-pattern Sacrificial Trench
Dry Etch Nitride -SF6 50 Watt, 1mm
Wet Etch Oxide -Buffered Oxide Etch
Strip Resist —Ash
Spin On Glass -Accuglass 512, 2000rpm, 1mm
-120°C hotplate, 2mm
-425°C cure, 60mm, N2
10. Chemical Mechanical Polish
-Concentric Groove Rodel IC1000-A1
-Bayer Levisil 100, 45%
-6PSI, 60rpm, lnun polish +30 sec rinse
11. Nitride Deposition —.ioooA Membrane
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planarity of the material and the potential selectivity for
the CMP process.
The other issue, which RIT doesn’t have the capability
or the equipment to tackle is that of stiction.

5. RESULTS AND CONCLUSIONS
The polishing results of the LTO are as shown in Figure
3. It shows the post polish data, both visual and profile, of
the resulting sacrificial trench. It is clear that the next step
(nitride membrane deposition) on top of a non-planar
surface such as this would not result in a working device.
There is .—2000A of dishing, and as the photo shows, there
is still LTO on top of the nitride CMP barrier. The
polishing of this material was unsuccessful.

12. Aluminum Deposition —.2500A Electrodes
13.
14.
15.
16.
17.
18.

Photo-pattern Metal
Wet Aluminum Etch -Hot Phosphoric Acid —4.5 mm
Strip Resist —Ash
Photo-pattern Sac. Removal Windows
Wet Etch —Buffered Oxide Etch Sac. Material —5mm
Strip Resist —Acetone and blow dry

<:•x~÷::~,

Figure 3. Top view and height profile following the
Because the optical operation of this device was not
within the scope of this project, the trench height and
membrane thicknesses are arbitrary.
The final resist strip should not involve any heat;
otherwise the membrane will adhere to the substrate
through stiction. Other forms of releasing the membrane
need to be investigated.

4.

PROCESS ISSUES

The most significant process issue was that of the
planarization of the sacrificial material. The material first
proposed for the sacrificial layer was a Low Temperature
Oxide (LTO), but in order for the film to start planarizing
itself during deposition, the film thickness would have to
be on the order of microns, causing a deposition time of
hours, and lengthened polish time. But there was a risk in
choosing the SOG, as the expiration date was June ‘94.
But this ended up begin the wisest choice due to the

CMP LTO

The following table shows the step height across the same
features as in Figure 3, but the sacrificial material is Spin

On Glass. This table represents the final profile heights
after CMP.

Table 1 Summary Post CMP of SOG
Device Wafer
Step Height (A)
D22
165
D23
580
D24
215
D25
218
As for device results, two devices worked. The
processing issue that is holding MEMS devices such as
these from working at RJT is that of stiction. Some
proposed methods of avoiding stiction are (1) evaporation
drying of DI water, (2) evaporation drying of methanol,
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two

different sublimation drying
supercritical drying ~th CO2.

techniques,

Annual Microelectronics Engineering Conference, May 2000

or

AKNOWLEDGEMENTS
I would like to acknowledge Professor W. Grande for his
wealth of knowledge and experience in the MEMS field
and for being this project’s Advisor, Dr. Fuller for the
process advisement of the Spin On Glass, and to the
equipment support. This project couldn’t have been
completed on time without the help of the “Nightshift
Seniors” spending too much time in the fab.

REFERENCES
[1] Eugene D. Jungbluth, “Micromechanical Modulators
Simplifies Filter-in-the-Loop Applications”, Laser Focus
World, 15-16, April 1994

Jason Neidrich, originally from Rochester, NY, received
B.S. in Microelectronic Engineering from Rochester
Institute of Technology in 2000. He attained co-op
experience from Rochester Institute of Technology in
CMP under Dr. R. Lane, at Advanced Vision Technology,
and Xerox in the Ink Jet Business Unit, CMP. He is
joining Texas Instruments as a process engineer in the
Digital Light Processor group in June 2000.

73

Copper Interconnect Development
At RIT
Ashish Kushwaha
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623

Abstract—Aluminum is the current metal of choice for
metallization in the IC industry. However, serious
electromigration problems, and inferior thermal
stability limit its performance and reliability. Copper is
an attractive alternative having higher electrical
conductivity
and
improved
electromigration
performance compared to Aluminum. However, Cu is a
fast diffuser in Si, Si02, and interlevel dielectrics
(ILD). To eliminate this issue, a layer of diffusion
barrier (DB) material which is conducting, chemically
passive with Copper, has good adhesion properties with
Cu and ltD and has high thermal stability is required.
Damascene process for Cu was utilized to pattern
the wafers in this study. Ta, TaN, Ti and TiN were used
as barrier layers. The DB were deposited using pulsed
DC sputtering (Ta and Ti) and reactive sputtering
(TaN and TiN). A seed layer of Cu was deposited in the
same sputtering tool. The wafers were electroplated
with Cu and polished using CMP. They were then
analyzed using SEM and a high-resolution optical
microscope. No electrical tests were conducted at this
stage due to lack of multilevel masks.

I1~TRODUCTION
With the advancement in microelectronics field,
properties of thin films and their processing, especially in
the field of metal interconnects have gained more interest
and demand within the past few years. A high performance
interconnect is urgently needed to quench the demands
dictated by Moore’s Law.
Cu has an intrinsically higher electrical conductivity
compared to Aluminum. As a result there will be a gain in
virtually all the chips that will utilize Cu interconnect. This
alone is a big motivation for transferring to Cu
interconnect technology.

A. Issues in Metallization
1.

RCDelay[1]

The carrier transient time across the length of the
channel decreases with the device dimension reduction.

These carrier charges capacitatively couple with the ILD,
leading to RC delay. For a MOS circuit, the RC delay is
defined in terms of the circuit response, which is given by:

V~ =1—e~
where, V0,~ is input voltage of the circuit, t is the time, R is
the total resistance of circuit, C is the total capacitance of
the circuit. RC time constant can be determined by the
following equation:

RC

-

pL2tiw

/tM /tJLD

where, p, tM, L, ~ and tin, respectively are the
resistivity, thickness, length of interconnection, and
interlevel dielectric permittivity and thickness.
With the increase in chip speeds, RC time delay
becomes a bigger issue than ever before.
—

2.

Electromigration [1]
Electromigration occurs when a conductor is subjected
to high current densities at opening conditions where
atomic diffusion is high, leading to a mass transport

association with atomic flux divergence. The enhance and
directional mobility of atoms are caused by (a) the
direction influence of the electric field on the ionized
atoms and (b) the collision of electrons with atoms, leading
to a momentum transfer and atom movement. The atonuc
flux due to electrontigration in the single ciystal or large
grained ciystal, where the grain-boundary contribution to

atomic diffusion can be neglected, is given by as:
~aIoms =

NDZ * q/ /(pkT)

j, p, k, and T are atomic density,
atomic diffusivity, effective charge on the moving ions,
electron charge, current density, electrical conductivity,
Boltzmann’s constant, and temperature in degree Kelvin
respectively. Electromigration can lead to break in
interconnections and functional failure of the integrated
circuits at large.
Where N, D, Z~, q,
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attention at RIT. CMP and step coverage were the other
aspects that were looked at as well.

B. Copper Metallization
Aluminum has been the most commonly used material
for metallization. It has a relatively low electrical
resistivity, it has halide compounds with a relatively high
pressure which are suitable for reactive ion etching (RIE),
It can for am protective oxide film that can withstand
various thermal processes and has good adhesion to oxide.
With the reduction in feature sizes, planarization of Al
occurs via high temperature process. This places a
stringent demand on the integrity of the barrier to prevent
junction spiking caused by AJJSi interdiffusion. For
metallization of VLSI circuits, Al has a major drawback
electromigration. For ultra-large scale integration (ULSI),
the electrical resistivities of Al and its alloys are not low
enough. As the circuit geometry shrinks, Al and its alloys
will need to be replaced by other interconnect materials.
Copper offers low resistivity (1.7 l.I≤2cm) compared to
Aluminum (2.7 p≤2cm). Cu also offers ease of deposition,
and a higher melting point than Al. Cu also has
electromigration orders of magnitude lower than

EXPERIMENTAL
The procedure had 5 primary steps, namely:
i.
ii.
iii.

Oxide Growth
Pattern Formation and Oxide Trenching

iv.

Barrier/Seed Layer Deposition
Electroplating of Copper

v.

Chemical Mechanical Planarization (CMP) of Cu

—

Aluminum.

Even though Copper offers many advantages, it is has
its own sets of issues.
Cu diffuses rapidly in Si and acts as an electron trap.
Three acceptor levels in the middle of the Si band gap at
0.24 eV, 0.37 eV and 0.52 eV with respect to valence edge
are formed. These levels provide a mechanism for excess
minority carrier recombination with excess majority
carriers. This in turn induces a generation-recombination
leakage current in p-n junctions and degrades the
performance of the transistors leading to a reduction in the
current gain.

Copper forms the suicide Cu3Si by reacting with the
substrate at temperature less than 200 °C. After the
formation of the Cu3Si phase, the underlying Silicon in
that Cu3SiJSi structure is readily oxidized even at room
temperature, resulting in rapid growth of a layer of Si02.
Unlike Aluminum, Copper is readily oxidized to form
Cu20 and CuO phase at low temperature and no selfprotective oxide layer is formed to prevent Cu from further
oxidation. CuO and Cu20 degrade the electrical and
mechanical properties of Copper. The lack of self
passivation layer makes Copper thin film susceptible to
oxidation during processing.
Copper layer exhibit poor adhesion on both oxide and
polymer substrate. In general, interfacial adhesion is
strongly related to the bonding, surface morphology and
stress relaxation at the Cu/substrate interface.
The aforementioned Copper issues can be reduced or
completely eradicated with the use of diffusion barriers,
passivation layers and adhesion promoters.
In this study the effort to understand diffusion barriers
and their adhesion properties were the key focus of

Oxide Growth
Four-inch p-type bare Si wafers were used to grow the
initial oxide. At RIT a horizontal Bruce Furnace is utilized
to grow thick wet oxide.
Following furnace conditions were used to grow a
~~.40,000 A of SiO2.

Mc~~c

12.0mm
15.0 mm
30.0 mm
05.0mm

Temperature
25 °C
800°C
800 °C
1100°C
1100°C

3-hr3O.Omin

1100°C

05.0mm
55.0 ruin
15.0mm

1100°C
25 °C
25°C

Tj~e
00.0 mm

Boat in
Pushln
Stabilize
RamptollOO°C
O2Flood
Soak
N2Purge
Ramp Down
PullOut

Pattern Formation and Oxide Trenching
MIT Cu-damascene test mask was used for this
purpose. This mask includes lines and spaces and boxes
ranging from 1 ~m 30 ~im in size.
A GCA stepper was utilized to transfer the pattern from
the mask onto the wafer. Standard RIT photo-steps were
—

used to coat, expose and develop the photoresist.
The wafers were then subjected to a HF dip for 5
minutes. This process trenched the oxide in the areas
where the substrate was exposed after the photoresist
development.
The wafers were then placed in an 02 plasma Asher to
remove the unexposed photoresist remaining on the
wafers.

Barrier/Seed Layer Deposition
A CVC6O1 sputter tool was used for deposition
purposes in this study. This tool has the ability to handle 4
different substrates up to 8” in size. Depending upon the
target placement and utilization within the tool, it was at
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times possible to sputter Cu-seed layer just after the barrier
layer deposition.
The various parameters for different barrier layers are
given below in Table 1.

The electroplating parameters that were used during
electroplating were:
-

Target
Power(W)
Time (mm)

Gas

Ta
8”
1000
25

Ar

GasRatio
Pressure (Mt)
.-.~Thickness-A

1
5
1150

TaN
8”
1000
25
Ar,N2
5.5:1
5.5
1200

Ti
4”
650
20
Ar
1
5
1250

TiN
4”
650
20
Ar,N2
5.5:1
6
1100

Cu
4”
400
18
Ar
1
5
1100
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-

Plating Temperature 26.0 °C
Copper Sulfate conc. lOozJgal
Sulfuric acid conc. 25 oz/gal
Chloride 0 oz/gal

Stage 1
Stage2

Current
0.2 A
1.OA

Voltage
2.5 V
7.5V

Time
5 mm
15mm

Table 2
A ~—2 ~m thick Copper layer was deposited on top of
the seed layer.

Table 1
The gas flow into the chamber was 200 sccm. The best
vacuum achieved was 4.2 x i0~ mTorr. Various gas ratios
were looked at before coming up with the final Ar:N2 ratio
for the TaN and TiN deposition.

Chemical Mechanical Flanarization(CMF) of Cu
CMP was done using a Strasbaugh single wafer tool. A
Rodel IC 1000/Suba V pad was used to polish the wafers.

Electroplating of Copper
A ReynoldsTech non-rotational plating cell was used for
this purpose. The wafers were sent to ReynoldsTech to be
plated since an identical tool at RIT, is currently in the
process of being installed.
Figure 1. shows a diagrammatic layout of the specified
tool.
Anode
Basket

The condition were as follows:
Table rpm
48
Carrier rpm
46
Pressure
5 psi
Time
8 mm
Alumina based slurry (pH 1.5) was used for this
purpose. The composition of the slurry was as follows:
DI water
BTA
-

-

H202

-

HNO3

RESULTS/ANALYSIS
Only adhesion and deposition related parameters were
studied in this phase of this work. Due to the lack of
instrumentation and dual level masks, a complete electrical
and multi-level property investigation of the process could
not be conducted. Using a scanning electron microscope
(SEM) and a high-resolution optical microscope, the
samples were analyzed. Majority of the SEM analysis was
done at University of Rochester Optics Lab. Following
were the various substrate images obtained for this study.
The TaN wafer broke prior to the CMP. This resulted
in excluding it from post CMP analysis.
On visual inspection the Ta, TaN and Ti wafers show a
good film of electroplated Cu. When the wafers were
cleaved for X-sectional analysis, the TiN wafer showed
extremely high level of peeling.
Most of the analysis was conducted on the Ta barrier
layer wafers. This was due to two reasons firstly, TaN
wafer polished properly and secondly, time constraint. If
—

Substrate
Fixture

Manual
Make4.~
Supply

Drain

Figure 1

Return te
Sump

—
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there was more time available then other wafers would
have been analyzed.
In Figure 2 (page 5) 30jim features/20~m spaces (Cu) are
seen. The features are oxide islands and the channels are
Cu ifiled. There appears to be slight dishing within the
channels and can be seen by looking at the changing
gradient of the color. This will later on be confirmed using
a profllometer. A similar pattern with wider spacing
between the islands can be seen in Figures 3 & 4 (20~im
feature!3Opm spacing).
The reverse situation where the islands (boxes) are Cu
and the spacing between them are oxide, can be seen in
Figure 5 (page 5). There appears to be minimal dishing.
This could be attributed to smaller size for the feature.
Figure 6 shows 1O~.tm lines and spaces. They appear to
be very well defined and filled on optical observation. The
next image, Figure 7, shows even thinner lines (Sjim) and
they too appear to be in excellent condition. Even further
level of gap filling and feature resolution was observable.
In Figure 8, 9~m lines and 1 ~m spaces were resolved,
filled and polished.
A case of underpolish can be seen in Figure 9 that was
observed after CMP in and around the center of the wafer.
Figure 10 (page 6) shows the X-sectional SEM image
of this Ta barrier layer wafer. As can be observed from this
image, there appears to be no peel of any sorts and a good
adhesion between the substrate and Cu. T (1) relates
well with the visual inspection upon cleavi
wafer,
where TiN wafer had Cu peel off and Ta, TaN did not
show any kind of Copper peeling.
Figure 11 (page 6) shows the flip side of the above
situation. This was a TiN wafer. The Cu appears to have
been lifted completely off. There seems to be no adhesion
between the substrate and Copper.
The electrical properties were not looked at in this
study.

CONCLUSION
This study was conducted to look at the feasibility of
understanding and maybe in the future developing of
Copper interconnect layer at RIT. The results obtained
showed Ta and TaN as a promising barrier and adhesion
promoter layer. The deposition was perfect after a few
runs. There appears to be no peeling in the case of Ta. Ti
also showed a good adhesion and polishing properties. TiN
proved to be the worst and showed no adhesion to Cu. The
feasibility of seed layer deposition at RIT was proved and
showed promise since it acted as an excellent growth layer
for Cu during electroplating which resulted in the filling of
all the lines and features on the wafer.
Without the electrical tests it is extremely hard to
detennine if the various aspects of the process fit well
together or not. This can understood only after a better
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understanding of the electrical properties of the different
layers and levels.
FUTURE WORK
The need to further develop and understand the Copper
interconnect process at BIT will require the following:
> Better analysis (SEM’s)
> Electrical testing
> Optimization of deposition parameters (barrier and
seed layer)
> Tool startup (Electroplating, CMP)
> Multilevel mask for damascene process
> Investigation of low-k dielectrics
> More information and support from the industry
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Development of LTO LPCVD Process for 6” Wafers at RIT
Karthika Sivagurunathan
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623
Abstract— Low Temperature Oxide (LTO) thin films

were prepared using a Low Pressure Chemical Vapor
Deposition process. By employing statistically designed
experiments, the number of experimental runs
required
was
minimized.
The
full-factorial
experimental design was set up to examine effects
temperature, gas flow and pressure had on deposition
rate, wafer to wafer uniformity, within the wafer
uniformity and within run uniformity. The average
deposition rate found to be 112A per minute. The LTO
baseline process conditions optimized based on the
results of this project are: Temperature of 410C,
pressure of 33OmTorr and gas flow ratio of 0.55.

1) Initiation with excited oxygen radical, represented by
square brackets, to form silyl radical.
SiH4

+

[0]

-~

[Si112]

+

1120

2) Branching to form an intermediates Si-H-O compound:
SiH2 +02
[Si1120] + [0]
SiH2O +02
[SiH2O2] + [0]
3) Regenerating and terminating:
-~

-~

[Si11202]

+

02 (gas)

-~

Si02 +1120

+

[0]

4) Overall Reaction is
1. INTRODUCTION
Low Temperature Chemical Vapor Deposition of
silicon dioxide thin film is used in numerous VLSI
manufacturing process. This type of film is typically used
as insulation between poly silicon /metal layers, metal
layers in multilevel systems, as diffusion and ion
implantation masks, or as final passivation layers. At the

Rochester Institute of Technology, low temperature silicon
dioxide film use as insulation film in multi-layer
metallization for CMOS and MEMS integrated circuits.
The main objective of this experiment to set up a 150mm
(6”) wafers process for Low Temperature Oxide (LTO) at
R[T’s new Low Pressure Chemical Vapor Deposition
(LPCVD) ASM system. The process was characterized by
applying traditional statistical studies of response surface
techniques. By employing statistically designed
experiments, the number of experimental runs required
was minimized. The experimental design was set up to
examine effects temperature, gas flow and pressure had on
deposition rate, wafer to wafer uniformity, within the
wafer uniformity and within run uniformity. In this design,
a two level full factorial screening experiment was
conducted where the temperature, gas flow and pressure
were variecL
LPCVD system had three zones temperature variables.
From preliminary runs and based on some already known
facts, first zone temperature was set up constant at 390C,
which helped to minimized the number of the runs in this
experiment. The total number of runs was 9.
LTO PROCESS CHEA≤[JSTRY

Si114 (gas) + 02 (gas)

-~

Si02 (solid)

+

2112 (gas)

The oxygen-silane gas ratio is calculated by gas flow
of oxygen divided by total flow of the gas (Oxygen
+Silane). The gas flow of Oxygen was varied from
96sccm to 1 l7sccm and gas flow of silane kept constant at
8lsccm. Mass flow controllers regulated the gas flows.
2. EXPERIMENTAL DESIGN
(a) Full Factorial Design
—

The LPCVD system had three zones temperature
variables; first zone temperature kept at constant while
varies other two zones temperature. Table 1 shows the
design set up used in this experiment.
Table 1. Experimental Conditions.
Experimental Factor
Deposition

Range
400 to 420 C

Temperature

Deposition Pressure
Gas Ratio (Oxygen /
Silane

272 to 400 mTorr
0.54 to 0.59

(b) Responses
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Equation (2)

At each treatment combination, there were 5 wafers
measured to analyze the wafer to wafer, within wafer, and
within run uniformity. Deposition time was 15 minutes for
all treatment combinations.
Thickness measured on
Ellipsometer for 9 positions per wafer. The design and
thta analysis were performed with the RS/6 software at
RIT. Table 2 illustrates the response variables for this LTO
process. Table 3 was generated from RS/6 software
randomly at each treatment combination.

Wafer to wafer (Unif)
0.02400 (Press * Gas).

=

0.09700

+

0.02925 (Temp)

+

Equation (3)
Within wafer (Uni) = 0.1724 + 0.05 15 (press) + 0.0362
(Gas)
0.0422 (Temp*Press)
0.0225 (Temp*Gas) +
0.0195 (Press *Gas)
-

-

Table 2. Response Variables
Equation (4)
[j~çsponse
Deposition Rate (A/mm)
Wafer to Wafer uniformity
Within Wafer uniformity
Within run uniformity

Within wafer (Uni) = 0. 1724 + 0.05 15 (press) + 0.0362
(Gas) 0.0422 (Temp*Press) 0.0225 (Temp*Gas) +
0.0195 (Press *Gas)
-

-

4. RESULTS
Table 3. Design of Experiment
Worksheet
RUN#
1
2
3
4
5
6
7
8
9

(a) Deposition Rate
The contour plot of fIgure 1 shows minimal variation
and optimum deposition rate can be obtained at a
temperature of 4lOC, pressure of 33OmTorr and fixed gas
ratio of 0.566. Therefore, temperature will be fixed at 410
C for unifonnity analysis.

TEIvIP(ZONE2 PRESSURE(mTon~ SIH4(sccm) 02(sccm Ratio
400
272
81
96
0.5.4
420
272
81
117
059
420
400
81
96
0.54
400
272
81
117
0.59
420
400
81
117
0.59
410
336
81
106
0.57
400
400
81
96
0.54
420
272
81
96
0.54
400
400
81
117
0.59

Figure 1. Contour plot of Deposition Rate at a fixed gas
ratio.

3. ANALYSIS

DEPOSITIONRATE
GASFL04~ = 0.5666

(1) Deposition Rate

400

-.

~

.,~=..-.

—

Analysis of variance allowed a residual variance
(ANOVA) and standard error to be computed. The
coefficient with the highest sum of squares was the most
significant factor in the design. Non-significant factors
were removed, ANOVA was revised and
linear
regression model equations were obtained for the response
variables.

~

soo..

=.=.=.-=-

N
400

402

I

404

~

I

408

I

408

I

410

I

412

I

414

I

416

418

420

TEMPERATURE
DEP6ATE

Regression model Equation 1 for the Deposition Rate,
equation 2 for the wafer-to-wafer uniformity, equation 3
for within wafer uniformity and equation 4 obtained for the
within run uniformity.
Equation (1)
Dep.Rate = 88.45 1.5(Temp)
*press) + 7.7500 (press *Gas).
-

-

5.701(Gas)

-

(b) Wafer to wafer uniformity
The contour plot of figure 2 shows that low gas flow
ratio and high pressure give ample variations. Gas ratio
ranging from 0.55 to 0.57 and low pressure of (34OmTorr)
give minimum variation, which would be an optimum
point for this process.

6.5(Temp
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Figure 2. Contour plot of wafer wafer uniformity at a
fixed gas flow ratio.
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5.

CONCLUSION

The objective of this project was to characterize the
LTO process at JUT and to create a baseline LTO process.
The LTO baseline process conditions recommended, based
on the results of this project, are: 410C of deposition
temperature, pressure of 300mTorr and gas flow ratio of
0.55. These conditions were obtained from run number six.
This optimum result average deposition rate calculated as
1 12A per minute.

‘..

~_~_0.Il
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(c) Within wafer uniformity
The figure 3 shows wafer to wafer and within the
wafer unifonnity. Low gas flow and pressure give
minimum variation and good uniformity.
Figure 3. Contour plot of within wafer uniformity.
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~‘c) Within run uniformity
The contour plot shows uniformity of wafer to wafer,
within the wafer and within runs. At 0.55 gas flow ratio
and low pressure of (33 OmTorr), minimum variation and
good uniformity can be obtained from figure 4.
Figure 4. Contour plot of within run uniformity.
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